NDLI: A-Diagnosis: A Complement to Z-Diagnosis

Content Provider	IEEE Xplore Digital Library
Author	Pomeranz, I. Reddy, S.M.
Copyright Year	2007
Description	Author affiliation: Purdue Univ., West Lafayette (Pomeranz, I.)
Abstract	Z-diagnosis was proposed for speeding up diagnostic fault simulation by identifying in an efficient manner fault pairs that are guaranteed to be distinguished by a fault detection test set. Z-diagnosis is based on z-sets, which capture information about the outputs to which fault effects may be propagated. We introduce a dual concept of a-diagnosis that is based on a-sets, which capture fault activation conditions. More generally, a-sets include necessary assignments for the detection of target faults. We use a -sets to speed up diagnostic fault simulation in two ways, as part of a test set independent process and as part of a test set dependent process. The test set dependent process uses only logic simulation of the test set to identify fault pairs that are guaranteed to be distinguished by the test set. We present experimental results to demonstrate the speed up in diagnostic fault simulation obtained by using a -sets in addition to z-sets.
Starting Page	235
Ending Page	242
File Size	158819
Page Count	8
File Format	PDF
ISBN	9780769528854
ISSN	15505774
DOI	10.1109/DFT.2007.9
Language	English
Publisher	Institute of Electrical and Electronics Engineers, Inc. (IEEE)
Publisher Date	2007-09-26
Publisher Place	Italy
Access Restriction	Subscribed
Rights Holder	Institute of Electrical and Electronics Engineers, Inc. (IEEE)
Subject Keyword	Circuit faults Fault diagnosis Fault detection Logic testing Fault tolerant systems Very large scale integration Cities and towns Computational modeling Electrical fault detection Circuit simulation
Content Type	Text
Resource Type	Article

Sl.	Authority	Responsibilities	Communication Details
1	Ministry of Education (GoI), Department of Higher Education	Sanctioning Authority	https://www.education.gov.in/ict-initiatives
2	Indian Institute of Technology Kharagpur	Host Institute of the Project: The host institute of the project is responsible for providing infrastructure support and hosting the project	https://www.iitkgp.ac.in
3	National Digital Library of India Office, Indian Institute of Technology Kharagpur	The administrative and infrastructural headquarters of the project	Dr. B. Sutradhar bsutra@ndl.gov.in
4	Project PI / Joint PI	Principal Investigator and Joint Principal Investigators of the project	Dr. B. Sutradhar bsutra@ndl.gov.in Prof. Saswat Chakrabarti will be added soon
5	Website/Portal (Helpdesk)	Queries regarding NDLI and its services	support@ndl.gov.in
6	Contents and Copyright Issues	Queries related to content curation and copyright issues	content@ndl.gov.in
7	National Digital Libarray of India Club (NDLI Club)	Queries related to NDLI Club formation, support, user awareness program, seminar/symposium, collaboration, social media, promotion, and outreach	clubsupport@ndl.gov.in
8	Digital Preservation Centre (DPC)	Assistance with digitizing and archiving copyright-free printed books	dpc@ndl.gov.in
9	IDR Setup or Support	Queries related to establishment and support of Institutional Digital Repository (IDR) and IDR workshops	idr@ndl.gov.in

Semi-Concurrent On-Line Testing of Transition Faults Through Output Response Comparison of Identical Circuits

PARCRIPT: a very fast combinational fault simulator

Simulation of physical faults in VLSI circuits

TWO-STAGE FAULT LOCATION

Critical Path Tracing: An Alternative to Fault Simulation

Fast mixed-mode simulation for accurate MOS bridging fault detection

Classical fault analysis for MOS VLSI circuits

Characterization of the faulted behavior of digital computers and fault tolerant systems

On multiple bridging faults

A-Diagnosis: A Complement to Z-Diagnosis

Similar Documents

Semi-Concurrent On-Line Testing of Transition Faults Through Output Response Comparison of Identical Circuits

PARCRIPT: a very fast combinational fault simulator

Simulation of physical faults in VLSI circuits

TWO-STAGE FAULT LOCATION

Critical Path Tracing: An Alternative to Fault Simulation

Fast mixed-mode simulation for accurate MOS bridging fault detection

Classical fault analysis for MOS VLSI circuits

Characterization of the faulted behavior of digital computers and fault tolerant systems

On multiple bridging faults

A-Diagnosis: A Complement to Z-Diagnosis