NDLI: Defect-Tolerant Gate Macro Mapping & Placement in Clock-Free Nanowire Crossbar Architecture

Content Provider	IEEE Xplore Digital Library
Author	Bonam, R. Yong-Bin Kim Minsu Choi
Copyright Year	2007
Description	Author affiliation: Univ. of Missouri-Rolla, Rolla (Bonam, R.)
Abstract	Recently, we proposed a new clock-free nanowire crossbar architecture based on a delay- insensitive paradigm called Null Convention Logic (NCL). The proposed architecture has simple periodic structure that is suitable for non-deterministic nanoscale assembly and does not require a clock distribution network - so it is intrinsically free from timing-related failure modes. Even though the proposed architecture offers improved manufacturability, it is still not free from defects. This paper elaborates on the different programming techniques to map a given threshold gate macro on a random PGMB (Programmable Gate Macro Block) with predefined dimension. Defect-Aware and Defect Unaware approaches have been considered to map a given threshold gate onto a PGMB without affecting its functionality. Defect aware approach uses a defect map, gate table which help in efficient programming and also conservative use of resources. Defect unaware approach on the other hand is faster than defect aware approach, does not use defect maps and is not as efficient as defect aware approach. Parametric simulation results using MATLAB are used to show the programmability of these approaches under various circumstances.
Starting Page	161
Ending Page	169
File Size	225130
Page Count	9
File Format	PDF
ISBN	9780769528854
ISSN	15505774
DOI	10.1109/DFT.2007.62
Language	English
Publisher	Institute of Electrical and Electronics Engineers, Inc. (IEEE)
Publisher Date	2007-09-26
Publisher Place	Italy
Access Restriction	Subscribed
Rights Holder	Institute of Electrical and Electronics Engineers, Inc. (IEEE)
Subject Keyword	Clocks Circuits Computer architecture Delay Logic Registers Hysteresis USA Councils Manufacturing processes Robustness
Content Type	Text
Resource Type	Article

Sl.	Authority	Responsibilities	Communication Details
1	Ministry of Education (GoI), Department of Higher Education	Sanctioning Authority	https://www.education.gov.in/ict-initiatives
2	Indian Institute of Technology Kharagpur	Host Institute of the Project: The host institute of the project is responsible for providing infrastructure support and hosting the project	https://www.iitkgp.ac.in
3	National Digital Library of India Office, Indian Institute of Technology Kharagpur	The administrative and infrastructural headquarters of the project	Dr. B. Sutradhar bsutra@ndl.gov.in
4	Project PI / Joint PI	Principal Investigator and Joint Principal Investigators of the project	Dr. B. Sutradhar bsutra@ndl.gov.in Prof. Saswat Chakrabarti will be added soon
5	Website/Portal (Helpdesk)	Queries regarding NDLI and its services	support@ndl.gov.in
6	Contents and Copyright Issues	Queries related to content curation and copyright issues	content@ndl.gov.in
7	National Digital Library of India Club (NDLI Club)	Queries related to NDLI Club formation, support, user awareness program, seminar/symposium, collaboration, social media, promotion, and outreach	clubsupport@ndl.gov.in
8	Digital Preservation Centre (DPC)	Assistance with digitizing and archiving copyright-free printed books	dpc@ndl.gov.in
9	IDR Setup or Support	Queries related to establishment and support of Institutional Digital Repository (IDR) and IDR workshops	idr@ndl.gov.in

Defect-Tolerant Gate Macro Mapping & Placement in Clock-Free Nanowire Crossbar Architecture

Redundancy optimization for clock-free nanowire crossbar architecture

Clock-free nanowire crossbar architecture based on Null Convention Logic (NCL)

Evaluating Performance Tradeoff in Defect-Tolerant Gate Programming Techniques for the Clock-Free Nanowire Crossbar Architecture

Probabilistic analysis of design mapping in asynchronous nanowire crossbar architecture

Delay variation tolerant clock scheduling for semi-synchronous circuits

Configurable logic block (CLB) design for Asynchronous Nanowire Crossbar system

Defect-Tolerant Logic Mapping on Nanoscale Crossbar Architectures and Yield Analysis

A Defect Tolerant and Performance Tunable Gate Architecture for End-of-Roadmap CMOS

Defect-Tolerant Gate Macro Mapping & Placement in Clock-Free Nanowire Crossbar Architecture

Similar Documents

Defect-Tolerant Gate Macro Mapping & Placement in Clock-Free Nanowire Crossbar Architecture

Redundancy optimization for clock-free nanowire crossbar architecture

Clock-free nanowire crossbar architecture based on Null Convention Logic (NCL)

Evaluating Performance Tradeoff in Defect-Tolerant Gate Programming Techniques for the Clock-Free Nanowire Crossbar Architecture

Probabilistic analysis of design mapping in asynchronous nanowire crossbar architecture

Delay variation tolerant clock scheduling for semi-synchronous circuits

Configurable logic block (CLB) design for Asynchronous Nanowire Crossbar system

Defect-Tolerant Logic Mapping on Nanoscale Crossbar Architectures and Yield Analysis

A Defect Tolerant and Performance Tunable Gate Architecture for End-of-Roadmap CMOS

Defect-Tolerant Gate Macro Mapping & Placement in Clock-Free Nanowire Crossbar Architecture