NDLI: Efficient time redundancy for error correcting inner-product units and convolvers

Content Provider	IEEE Xplore Digital Library
Author	Yuang-Ming Hsu Piuri, V. Swartzlander Jr., E.E.
Copyright Year	1995
Description	Author affiliation: Dept. of Electr. & Comput. Eng., Texas Univ., Austin, TX, USA (Yuang-Ming Hsu)
Abstract	Fault tolerance can be achieved by using time redundancy with modest hardware overhead at the expense of computation time. In this paper the REcomputing with Triplication With Voting (RETWV) technique is applied to complex arithmetic units, such as inner product units and convolvers for concurrent error correction. Hardware complexity, delay, and throughput of the RETWV concurrent error correcting inner product units are analyzed and compared. It is seen that RETWV designs can be faster than the conventional design. That is, in addition to their concurrent error correcting capability, the throughput of RETWV designs is higher than that of their nonredundant counterparts. This result is significant because this shows that the RETWV technique, which is a time redundancy approach, can be used in high performance systems.
Starting Page	198
Ending Page	206
File Size	410245
Page Count	9
File Format	PDF
ISBN	0818671076
ISSN	10636722
DOI	10.1109/DFTVS.1995.476953
Language	English
Publisher	Institute of Electrical and Electronics Engineers, Inc. (IEEE)
Publisher Date	1995-11-13
Access Restriction	Subscribed
Rights Holder	Institute of Electrical and Electronics Engineers, Inc. (IEEE)
Subject Keyword	Redundancy Error correction Convolvers Convolution Fault tolerance Hardware Throughput Registers Computer errors Voting
Content Type	Text
Resource Type	Article

Sl.	Authority	Responsibilities	Communication Details
1	Ministry of Education (GoI), Department of Higher Education	Sanctioning Authority	https://www.education.gov.in/ict-initiatives
2	Indian Institute of Technology Kharagpur	Host Institute of the Project: The host institute of the project is responsible for providing infrastructure support and hosting the project	https://www.iitkgp.ac.in
3	National Digital Library of India Office, Indian Institute of Technology Kharagpur	The administrative and infrastructural headquarters of the project	Dr. B. Sutradhar bsutra@ndl.gov.in
4	Project PI / Joint PI	Principal Investigator and Joint Principal Investigators of the project	Dr. B. Sutradhar bsutra@ndl.gov.in Prof. Saswat Chakrabarti will be added soon
5	Website/Portal (Helpdesk)	Queries regarding NDLI and its services	support@ndl.gov.in
6	Contents and Copyright Issues	Queries related to content curation and copyright issues	content@ndl.gov.in
7	National Digital Library of India Club (NDLI Club)	Queries related to NDLI Club formation, support, user awareness program, seminar/symposium, collaboration, social media, promotion, and outreach	clubsupport@ndl.gov.in
8	Digital Preservation Centre (DPC)	Assistance with digitizing and archiving copyright-free printed books	dpc@ndl.gov.in
9	IDR Setup or Support	Queries related to establishment and support of Institutional Digital Repository (IDR) and IDR workshops	idr@ndl.gov.in

Fast error-correcting Newton-Raphson dividers using time shared TMR

Time redundant error correcting adders and multipliers

Efficient software checking for fault tolerance

Error-correcting Goldschmidt dividers using time shared TMR

Reliability estimation for time redundant error correcting adders and multipliers

Concurrent error correction in iterative circuits by recomputing with partitioning and voting

VLSI concurrent error correcting adders and multipliers

Quadruple time redundancy adders [error correcting adder]

Rethinking algorithm-based fault tolerance with a cooperative software-hardware approach

Efficient time redundancy for error correcting inner-product units and convolvers

Similar Documents

Fast error-correcting Newton-Raphson dividers using time shared TMR

Time redundant error correcting adders and multipliers

Efficient software checking for fault tolerance

Error-correcting Goldschmidt dividers using time shared TMR

Reliability estimation for time redundant error correcting adders and multipliers

Concurrent error correction in iterative circuits by recomputing with partitioning and voting

VLSI concurrent error correcting adders and multipliers

Quadruple time redundancy adders [error correcting adder]

Rethinking algorithm-based fault tolerance with a cooperative software-hardware approach

Efficient time redundancy for error correcting inner-product units and convolvers