NDLI: A real-time gracefully degrading avionics system for unmanned aerial vehicles

Content Provider	IEEE Xplore Digital Library
Author	Sababha, B.H. Rawashdeh, O.A. Sa'deh, W.A.
Copyright Year	2012
Description	Author affiliation: Electr. & Comput. Eng. Dept., Oakland Univ., Rochester, MI, USA (Rawashdeh, O.A.; Sa'deh, W.A.) \|\| Comput. Eng. Dept., Princess Sumaya Univ. for Technol., Amman, Jordan (Sababha, B.H.)
Abstract	Graceful degradation is an approach for developing dependable safety-critical embedded applications, where redundant active or standby resources are used to cope with faults through system reconfiguration at run-time. Compared to traditional hardware and software redundancy, it is a promising technique that may achieve dependability with a significant reduction in cost, size, weight, and power requirements. Checkpointing protocols, which are necessary components of degrading systems, support task migration through state preservation. They allow real-time embedded systems to recover from any failure by restarting from the last well-defined and consistent state, thus preserving the progress of computations that have been achieved. This paper demonstrates and applies the graceful degradation concept to achieve fault tolerance in an unmanned aerial vehicle (UAV) real-time embedded system. A checkpointing protocol is used to reserve the state of the avionics of the UAV system. Faults were injected during run-time causing one of the system's stability critical control tasks to fail. The system was able successfully to recover by restarting the affected critical task(s) on a different processor with last valid consistent state(s). This paper presents the architecture, fault injection scheme, and the results of the tests performed, which demonstrate the viability of graceful degradation in our tested UAV.
Starting Page	171
Ending Page	177
File Size	2148075
Page Count	7
File Format	PDF
ISBN	9781467327916
ISSN	05473578
e-ISBN	9781467327923
DOI	10.1109/NAECON.2012.6531050
Language	English
Publisher	Institute of Electrical and Electronics Engineers, Inc. (IEEE)
Publisher Date	2012-07-25
Publisher Place	USA
Access Restriction	Subscribed
Rights Holder	Institute of Electrical and Electronics Engineers, Inc. (IEEE)
Content Type	Text
Resource Type	Article

Sl.	Authority	Responsibilities	Communication Details
1	Ministry of Education (GoI), Department of Higher Education	Sanctioning Authority	https://www.education.gov.in/ict-initiatives
2	Indian Institute of Technology Kharagpur	Host Institute of the Project: The host institute of the project is responsible for providing infrastructure support and hosting the project	https://www.iitkgp.ac.in
3	National Digital Library of India Office, Indian Institute of Technology Kharagpur	The administrative and infrastructural headquarters of the project	Dr. B. Sutradhar bsutra@ndl.gov.in
4	Project PI / Joint PI	Principal Investigator and Joint Principal Investigators of the project	Dr. B. Sutradhar bsutra@ndl.gov.in Prof. Saswat Chakrabarti will be added soon
5	Website/Portal (Helpdesk)	Queries regarding NDLI and its services	support@ndl.gov.in
6	Contents and Copyright Issues	Queries related to content curation and copyright issues	content@ndl.gov.in
7	National Digital Library of India Club (NDLI Club)	Queries related to NDLI Club formation, support, user awareness program, seminar/symposium, collaboration, social media, promotion, and outreach	clubsupport@ndl.gov.in
8	Digital Preservation Centre (DPC)	Assistance with digitizing and archiving copyright-free printed books	dpc@ndl.gov.in
9	IDR Setup or Support	Queries related to establishment and support of Institutional Digital Repository (IDR) and IDR workshops	idr@ndl.gov.in