WebSite Logo
  • Content
  • Similar Resources
  • Metadata
  • Cite This
  • Log-in
  • Fullscreen
Log-in
Do not have an account? Register Now
Forgot your password? Account recovery
  1. International Symposium on Advanced Research in Asynchronous Circuits and Systems.
  2. Ninth International Symposium on Asynchronous Circuits and Systems, 2003. Proceedings.
  3. A coarse-grain phased logic CPU
Loading...

Please wait, while we are loading the content...

2015 21st IEEE International Symposium on Asynchronous Circuits and Systems
2014 20th IEEE International Symposium on Asynchronous Circuits and Systems
2013 IEEE 19th International Symposium on Asynchronous Circuits and Systems
2012 IEEE 18th International Symposium on Asynchronous Circuits and Systems
2011 17th IEEE International Symposium on Asynchronous Circuits and Systems
2010 IEEE Symposium on Asynchronous Circuits and Systems
2009 15th IEEE Symposium on Asynchronous Circuits and Systems
2008 14th IEEE International Symposium on Asynchronous Circuits and Systems
13th IEEE International Symposium on Asynchronous Circuits and Systems (ASYNC'07)
12th IEEE International Symposium on Asynchronous Circuits and Systems (ASYNC'06)
11th IEEE International Symposium on Asynchronous Circuits and Systems
10th International Symposium on Asynchronous Circuits and Systems, 2004. Proceedings.
Ninth International Symposium on Asynchronous Circuits and Systems, 2003. Proceedings.
Proceedings Ninth International Symposium on Asynchronous Circuits and Systems
A coarse-grain phased logic CPU
The Lutonium: a sub-nanojoule asynchronous 8051 microcontroller
SNAP: a Sensor-Network Asynchronous Processor
Congestion and starvation detection in ripple FIFOs
Adaptive pipeline structures for speculation control
Energy and performance models for clocked and asynchronous communication
Timing measurements of synchronization circuits
Efficient self-timed interfaces for crossing clock domains
Fourteen ways to fool your synchronizer
Monotonic circuits with complete acknowledgement
On the existence of hazard-free multi-level logic
An analysis of determinacy using a trace-theoretic model of asynchronous circuits
Delay-insensitive, point-to-point interconnect using m-of-n codes
Self-timed ring for globally-asynchronous locally-synchronous systems
A high-speed clockless serial link transceiver
Low-latency control structures with slack
Asynchronous DRAM design and synthesis
Control signal sharing using data-path delay information at control data flow graph descriptions
A new class of asynchronous A/D converters based on time quantization
An investigation into the security of self-timed circuits
Asynchronous datapath with software-controlled on-chip adaptive voltage scaling for multirate signal processing applications
Author index
Proceedings Eighth International Symposium on Asynchronous Circuits and Systems
Proceedings Seventh International Symposium on Asynchronous Circuits and Systems. ASYNC 2001
Proceedings Sixth International Symposium on Advanced Research in Asynchronous Circuits and Systems (ASYNC 2000) (Cat. No. PR00586)
Proceedings. Fifth International Symposium on Advanced Research in Asynchronous Circuits and Systems
Proceedings Fourth International Symposium on Advanced Research in Asynchronous Circuits and Systems
Proceedings Third International Symposium on Advanced Research in Asynchronous Circuits and Systems
Proceedings Second International Symposium on Advanced Research in Asynchronous Circuits and Systems
Proceedings Second Working Conference on Asynchronous Design Methodologies
Proceedings of 1994 IEEE Symposium on Advanced Research in Asynchronous Circuits and Systems

Similar Documents

...
A fine-grain Phased Logic CPU

Article

...
A Coarse-Grain Phased Logic CPU Abstract: A five-stage pipelined CPU based on the MIPs ISA

...
A new design methodology of cardiac output control scheme for the moving actuator type total artificial heart (TAH)

Article

...
Design of an Instruction for Fast and Efficient S-Box Implementation

Article

...
A Fine-Grain Phased Logic CPU (2003)

Article

...
An improved packing tool based on a dual-output basic logic element

Article

...
Hardware/software co-design of a fuzzy RISC processor

Article

...
Parallelized radix-2 scalable Montgomery multiplier

Article

...
A RISC CPU IP core

Article

A coarse-grain phased logic CPU

Content Provider IEEE Xplore Digital Library
Author Reese, R.B. Thornton, M.A. Traver, C.
Copyright Year 2003
Description Author affiliation: Mississippi State Univ., MS, USA (Reese, R.B.)
Abstract A five-stage pipelined CPU based on the MIPs ISA is mapped to a self-timed implementation scheme known as Phased Logic (PL). The mapping is performed automatically from a netlist of D-Flip-Flops and 4-input Lookup Tables (LUT4s) to a netlist of PL blocks. Each PL block is composed of control logic wrapped around a collection of DFFs and LUT4s to form a multi-input/output PL gate. PL offers a speedup technique known as early evaluation that can be used to boost performance at the cost of additional logic within each block. In addition to early evaluation, this implementation uses bypass paths in the ALU for shift and logical instructions and buffering stages for increased dataflow to further improve performance. Additional speedup is gained by reordering instructions to provide more opportunity for early evaluation. Simulation results show an average speedup of 41% compared to the clocked netlist over a suite of five benchmark programs.
Sponsorship IEEE Comput. Soc. Tech. Committee on VLSI
Starting Page 2
Ending Page 13
File Size 404924
Page Count 12
File Format PDF
ISBN 0769518982
ISSN 15228681
DOI 10.1109/ASYNC.2003.1199161
Language English
Publisher Institute of Electrical and Electronics Engineers, Inc. (IEEE)
Publisher Date 2003-05-12
Publisher Place Canada
Access Restriction Subscribed
Rights Holder Institute of Electrical and Electronics Engineers, Inc. (IEEE)
Subject Keyword Clocks Logic design Physics computing Educational institutions Instruction sets Table lookup Automatic control Costs Engineering management Design methodology
Content Type Text
Resource Type Article
Subject Engineering
  • About
  • Disclaimer
  • Feedback
  • Sponsor
  • Contact
  • Chat with Us
About National Digital Library of India (NDLI)
NDLI logo

National Digital Library of India (NDLI) is a virtual repository of learning resources which is not just a repository with search/browse facilities but provides a host of services for the learner community. It is sponsored and mentored by Ministry of Education, Government of India, through its National Mission on Education through Information and Communication Technology (NMEICT). Filtered and federated searching is employed to facilitate focused searching so that learners can find the right resource with least effort and in minimum time. NDLI provides user group-specific services such as Examination Preparatory for School and College students and job aspirants. Services for Researchers and general learners are also provided. NDLI is designed to hold content of any language and provides interface support for 10 most widely used Indian languages. It is built to provide support for all academic levels including researchers and life-long learners, all disciplines, all popular forms of access devices and differently-abled learners. It is designed to enable people to learn and prepare from best practices from all over the world and to facilitate researchers to perform inter-linked exploration from multiple sources. It is developed, operated and maintained from Indian Institute of Technology Kharagpur.

Learn more about this project from here.

Disclaimer

NDLI is a conglomeration of freely available or institutionally contributed or donated or publisher managed contents. Almost all these contents are hosted and accessed from respective sources. The responsibility for authenticity, relevance, completeness, accuracy, reliability and suitability of these contents rests with the respective organization and NDLI has no responsibility or liability for these. Every effort is made to keep the NDLI portal up and running smoothly unless there are some unavoidable technical issues.

Feedback

Sponsor

Ministry of Education, through its National Mission on Education through Information and Communication Technology (NMEICT), has sponsored and funded the National Digital Library of India (NDLI) project.

Contact National Digital Library of India
Central Library (ISO-9001:2015 Certified)
Indian Institute of Technology Kharagpur
Kharagpur, West Bengal, India | PIN - 721302
See location in the Map
03222 282435
Mail: support@ndl.gov.in
Sl. Authority Responsibilities Communication Details
1 Ministry of Education (GoI),
Department of Higher Education
Sanctioning Authority https://www.education.gov.in/ict-initiatives
2 Indian Institute of Technology Kharagpur Host Institute of the Project: The host institute of the project is responsible for providing infrastructure support and hosting the project https://www.iitkgp.ac.in
3 National Digital Library of India Office, Indian Institute of Technology Kharagpur The administrative and infrastructural headquarters of the project Dr. B. Sutradhar  bsutra@ndl.gov.in
4 Project PI / Joint PI Principal Investigator and Joint Principal Investigators of the project Dr. B. Sutradhar  bsutra@ndl.gov.in
Prof. Saswat Chakrabarti  will be added soon
5 Website/Portal (Helpdesk) Queries regarding NDLI and its services support@ndl.gov.in
6 Contents and Copyright Issues Queries related to content curation and copyright issues content@ndl.gov.in
7 National Digital Library of India Club (NDLI Club) Queries related to NDLI Club formation, support, user awareness program, seminar/symposium, collaboration, social media, promotion, and outreach clubsupport@ndl.gov.in
8 Digital Preservation Centre (DPC) Assistance with digitizing and archiving copyright-free printed books dpc@ndl.gov.in
9 IDR Setup or Support Queries related to establishment and support of Institutional Digital Repository (IDR) and IDR workshops idr@ndl.gov.in
I will try my best to help you...
Cite this Content
Loading...