NDLI: Maintaining Packet Order in Reservation-Based Shared-Memory Optical Packet Switch

Content Provider	IEEE Xplore Digital Library
Author	Xiaoliang Wang Xiaohong Jiang Horiguchi, S.
Copyright Year	2008
Description	Author affiliation: Tohoku Univ., Sendai (Xiaoliang Wang; Xiaohong Jiang; Horiguchi, S.)
Abstract	Shared-memory optical packet (SMOP) switch architecture is very promising for significantly reducing the amount of required optical memory, which is typically constructed from fiber delay lines (FDLs). The current reservation-based scheduling algorithms for SMOP switches can effectively utilize the FDLs and achieve a low packet loss rate by simply reserving the departure time for each arrival packet. It is notable, however, that such a simple scheduling scheme may introduce a significant packets out of order problem. In this paper, we first identify the two main sources of packets out of order in the current reservation-based SMOP switches. We then show that by introducing a "last-timestamp " variable and modifying the corresponding FDLs arrangement as well as the scheduling process in the current reservation-based SMOP switches, it is possible to keep packets in-sequence while still maintaining a similar delay and packet loss performance as the previous design.
Starting Page	912
Ending Page	917
File Size	613689
Page Count	6
File Format	PDF
ISBN	9780769530956
ISSN	1550445X
DOI	10.1109/AINA.2008.13
Language	English
Publisher	Institute of Electrical and Electronics Engineers, Inc. (IEEE)
Publisher Date	2008-03-25
Publisher Place	Japan
Access Restriction	Subscribed
Rights Holder	Institute of Electrical and Electronics Engineers, Inc. (IEEE)
Subject Keyword	Optical packet switching Optical buffering Optical fiber networks Optical wavelength conversion Optical switches Scheduling algorithm Delay lines Packet switching Optical feedback Optical losses Maintaining Packet Order Shared-Memory Optical Packet
Content Type	Text
Resource Type	Article

Sl.	Authority	Responsibilities	Communication Details
1	Ministry of Education (GoI), Department of Higher Education	Sanctioning Authority	https://www.education.gov.in/ict-initiatives
2	Indian Institute of Technology Kharagpur	Host Institute of the Project: The host institute of the project is responsible for providing infrastructure support and hosting the project	https://www.iitkgp.ac.in
3	National Digital Library of India Office, Indian Institute of Technology Kharagpur	The administrative and infrastructural headquarters of the project	Dr. B. Sutradhar bsutra@ndl.gov.in
4	Project PI / Joint PI	Principal Investigator and Joint Principal Investigators of the project	Dr. B. Sutradhar bsutra@ndl.gov.in Prof. Saswat Chakrabarti will be added soon
5	Website/Portal (Helpdesk)	Queries regarding NDLI and its services	support@ndl.gov.in
6	Contents and Copyright Issues	Queries related to content curation and copyright issues	content@ndl.gov.in
7	National Digital Library of India Club (NDLI Club)	Queries related to NDLI Club formation, support, user awareness program, seminar/symposium, collaboration, social media, promotion, and outreach	clubsupport@ndl.gov.in
8	Digital Preservation Centre (DPC)	Assistance with digitizing and archiving copyright-free printed books	dpc@ndl.gov.in
9	IDR Setup or Support	Queries related to establishment and support of Institutional Digital Repository (IDR) and IDR workshops	idr@ndl.gov.in

A buffering architecture based-on traffic load selection scheduling for optical packet switching networks

A construction of shared optical buffer queue with switched delay lines

Load balanced distributed schedulers for WASPNET Optical packet switches maintaining packet order

New architectures for optical packet switching using QD-SOAs for multi-wavelength buffering

A fast scheduling algorithm for all-optical shared-buffer packet switches

A Selective Minimum Delay Value (SMDV) Algorithm for Packet Contention Resolution in Optical Packet Switching

A Shared-Memory Optical Packet (ATM) Switch

Traffic Performance of Buffered Multi-Stage Optical Packet Switch

A Hybrid Optical Switch Architecture with Shared Electronic Buffers

Maintaining Packet Order in Reservation-Based Shared-Memory Optical Packet Switch

Similar Documents

A buffering architecture based-on traffic load selection scheduling for optical packet switching networks

A construction of shared optical buffer queue with switched delay lines

Load balanced distributed schedulers for WASPNET Optical packet switches maintaining packet order

New architectures for optical packet switching using QD-SOAs for multi-wavelength buffering

A fast scheduling algorithm for all-optical shared-buffer packet switches

A Selective Minimum Delay Value (SMDV) Algorithm for Packet Contention Resolution in Optical Packet Switching

A Shared-Memory Optical Packet (ATM) Switch

Traffic Performance of Buffered Multi-Stage Optical Packet Switch

A Hybrid Optical Switch Architecture with Shared Electronic Buffers

Maintaining Packet Order in Reservation-Based Shared-Memory Optical Packet Switch