NDLI: A 2D-DCT low-power architecture for H.261 coders

Content Provider	IEEE Xplore Digital Library
Author	Scopa, E. Leone, A. Guerrieri, R. Baccarani, G.
Copyright Year	1995
Description	Author affiliation: Dipartimento di Elettronica Inf. e Sistemistica, Bologna Univ., Italy (Scopa, E.; Leone, A.; Guerrieri, R.; Baccarani, G.)
Abstract	A low-power architecture for 2D-DCT is presented. It has been designed for portable H.261-compliant video-telephone applications, but most of the results and considerations apply to MPEG systems too. The presence of quantization in the coding process has been exploited, adapting the precision of DCT calculations to the quantization noise level. The proposed architecture has the capability of dynamically controlling power consumption by reducing the precision to the minimum required level and turning off sub-systems when they are not necessary for the computation. Compared with a standard implementation, power consumption is reduced by a factor between 7 and 10, without appreciable degradation of the transmission quality.
Starting Page	3271
Ending Page	3274
File Size	473509
Page Count	4
File Format	PDF
ISBN	0780324315
ISSN	15206149
DOI	10.1109/ICASSP.1995.479583
Language	English
Publisher	Institute of Electrical and Electronics Engineers, Inc. (IEEE)
Publisher Date	1995-05-09
Publisher Place	USA
Access Restriction	Subscribed
Rights Holder	Institute of Electrical and Electronics Engineers, Inc. (IEEE)
Subject Keyword	Discrete cosine transforms Energy consumption Arithmetic Clocks Sparse matrices Quantization Image coding Video sequences Code standards Computer architecture
Content Type	Text
Resource Type	Article

Sl.	Authority	Responsibilities	Communication Details
1	Ministry of Education (GoI), Department of Higher Education	Sanctioning Authority	https://www.education.gov.in/ict-initiatives
2	Indian Institute of Technology Kharagpur	Host Institute of the Project: The host institute of the project is responsible for providing infrastructure support and hosting the project	https://www.iitkgp.ac.in
3	National Digital Library of India Office, Indian Institute of Technology Kharagpur	The administrative and infrastructural headquarters of the project	Dr. B. Sutradhar bsutra@ndl.gov.in
4	Project PI / Joint PI	Principal Investigator and Joint Principal Investigators of the project	Dr. B. Sutradhar bsutra@ndl.gov.in Prof. Saswat Chakrabarti will be added soon
5	Website/Portal (Helpdesk)	Queries regarding NDLI and its services	support@ndl.gov.in
6	Contents and Copyright Issues	Queries related to content curation and copyright issues	content@ndl.gov.in
7	National Digital Library of India Club (NDLI Club)	Queries related to NDLI Club formation, support, user awareness program, seminar/symposium, collaboration, social media, promotion, and outreach	clubsupport@ndl.gov.in
8	Digital Preservation Centre (DPC)	Assistance with digitizing and archiving copyright-free printed books	dpc@ndl.gov.in
9	IDR Setup or Support	Queries related to establishment and support of Institutional Digital Repository (IDR) and IDR workshops	idr@ndl.gov.in

Low power DCT using highly scalable multipliers

Low-power multiplierless DCT for image/video coders

Low bit rate model-assisted H.261-compatible coding of video

Syntax-constrained encoder optimization using adaptive quantization thresholding for JPEG/MPEG coders

Low power design of two-dimensional DCT

Video compression using integer DCT

Ultra low power implementation of 2-D DCT for image/video compression

An array-based scalable architecture for DCT computations in video coding

FPGA implementation of pipelined 2D-DCT and quantization architecture for JPEG image compression

A 2D-DCT low-power architecture for H.261 coders

Similar Documents

Low power DCT using highly scalable multipliers

Low-power multiplierless DCT for image/video coders

Low bit rate model-assisted H.261-compatible coding of video

Syntax-constrained encoder optimization using adaptive quantization thresholding for JPEG/MPEG coders

Low power design of two-dimensional DCT

Video compression using integer DCT

Ultra low power implementation of 2-D DCT for image/video compression

An array-based scalable architecture for DCT computations in video coding

FPGA implementation of pipelined 2D-DCT and quantization architecture for JPEG image compression

A 2D-DCT low-power architecture for H.261 coders