NDLI: Large standard cell libraries and their impact on layout area and circuit performance

Content Provider	IEEE Xplore Digital Library
Author	Binghong Guan Sechen, C.
Copyright Year	1996
Description	Author affiliation: Dept. of Electr. Eng., Washington Univ., Seattle, WA, USA (Binghong Guan)
Abstract	We present a complete study of layout area and circuit performance as a result of utilizing a large library of standard cells. We built libraries of all possible static CMOS cells having a chain length of up to 7. We refer to a library of all possible cells having a chain length limit of n as sn. Although library s7 has billions of possible cells in it, our technology mapper only selected on the order of 100 of these cells to implement each of the MCNC logic synthesis benchmark circuits. We drew the following conclusions from this study. (1) For three or more layers of metal, using very large libraries (e.g., s7) is optimal in terms of area and delay. (2) For two layers of metal, limiting the library size to s5, but at least s4, is optimal in terms of area and delay. Given that the number of distinct combinational cells in industrial libraries today never exceeds 200 (and usually considerably fewer) and given that even library s4 has 3503 distinct cells, tremendous area savings (without increase in worst case path delay) are readily available by utilizing much larger cell libraries. Specifically, given that library s3 has 87 distinct cells (current industrial libraries typically have no more than this), we surmise that area savings of about 30% can be achieved try using library s7 for three or more metal layers versus any current industrial library.
Starting Page	378
Ending Page	383
File Size	874572
Page Count	6
File Format	PDF
ISBN	0818675543
ISSN	10636404
DOI	10.1109/ICCD.1996.563582
Language	English
Publisher	Institute of Electrical and Electronics Engineers, Inc. (IEEE)
Publisher Date	1996-10-07
Publisher Place	USA
Access Restriction	Subscribed
Rights Holder	Institute of Electrical and Electronics Engineers, Inc. (IEEE)
Subject Keyword	Libraries Circuit optimization Delay CMOS technology Logic circuits Circuit synthesis Metals industry Silicon Fabrication Routing
Content Type	Text
Resource Type	Article
Subject	Electrical and Electronic Engineering Hardware and Architecture

Sl.	Authority	Responsibilities	Communication Details
1	Ministry of Education (GoI), Department of Higher Education	Sanctioning Authority	https://www.education.gov.in/ict-initiatives
2	Indian Institute of Technology Kharagpur	Host Institute of the Project: The host institute of the project is responsible for providing infrastructure support and hosting the project	https://www.iitkgp.ac.in
3	National Digital Library of India Office, Indian Institute of Technology Kharagpur	The administrative and infrastructural headquarters of the project	Dr. B. Sutradhar bsutra@ndl.gov.in
4	Project PI / Joint PI	Principal Investigator and Joint Principal Investigators of the project	Dr. B. Sutradhar bsutra@ndl.gov.in Prof. Saswat Chakrabarti will be added soon
5	Website/Portal (Helpdesk)	Queries regarding NDLI and its services	support@ndl.gov.in
6	Contents and Copyright Issues	Queries related to content curation and copyright issues	content@ndl.gov.in
7	National Digital Library of India Club (NDLI Club)	Queries related to NDLI Club formation, support, user awareness program, seminar/symposium, collaboration, social media, promotion, and outreach	clubsupport@ndl.gov.in
8	Digital Preservation Centre (DPC)	Assistance with digitizing and archiving copyright-free printed books	dpc@ndl.gov.in
9	IDR Setup or Support	Queries related to establishment and support of Institutional Digital Repository (IDR) and IDR workshops	idr@ndl.gov.in

High performance CMOS macromodule layout synthesis

ASIC automatic layout generation using large standard cell libraries

Delay-constrained area recovery via layout-driven buffer optimization

Impact and optimization of lithography-aware regular layout in digital circuit design

A Novel Approach to Domino Circuit Synthesis

Fast power estimation of large circuits

Body-Bias-Driven Design Strategy for Area- and Performance-Efficient CMOS Circuits

A system-level solution to domino synthesis with 2 GHz application

A VLSI High-Performance Priority Encoder Using Standard CMOS Library

Large standard cell libraries and their impact on layout area and circuit performance

Similar Documents

High performance CMOS macromodule layout synthesis

ASIC automatic layout generation using large standard cell libraries

Delay-constrained area recovery via layout-driven buffer optimization

Impact and optimization of lithography-aware regular layout in digital circuit design

A Novel Approach to Domino Circuit Synthesis

Fast power estimation of large circuits

Body-Bias-Driven Design Strategy for Area- and Performance-Efficient CMOS Circuits

A system-level solution to domino synthesis with 2 GHz application

A VLSI High-Performance Priority Encoder Using Standard CMOS Library

Large standard cell libraries and their impact on layout area and circuit performance