NDLI: An integrated system architecture for binary image understanding

Content Provider	IEEE Xplore Digital Library
Author	Deb, A. Ling, N.
Copyright Year	1993
Description	Author affiliation: Synopsys, Inc., Mountain View, CA, USA (Deb, A.)
Abstract	The authors take a holistic approach to developing a system level architecture for the problem of image capture and understanding in binary images. It includes a direct method of image capture that removes many of the I/O bottlenecks inherent in other systems. It also cooperates with an adaptive focusing mechanism in order to be able to provide quickly and efficiently a higher resolution image for a sub-area of the total scene whenever foveal attention is required, which would need considerable overhead in most systems thereby precluding real-time behavior. The architecture supports all the three levels of vision processing (low, intermediate, and high) for real time object recognition in binary images by providing parallel mesh connected simple processors (PEs) for low level processing as well as a hierarchy of successively powerful PEs providing a pyramidal type of structure for higher levels of processing. It is also shown that this can be efficiently implemented as a dense and regular single or multiple VLSI chips making possible direct mounting of the system inside a camera. On the processor (PE) level the authors have added enhancements over previous architectures that make it possible to form a fast and economical image understanding system for all three levels of processing for binary images. The main contribution has been the generally broad system level approach of active vision to the development of the architecture and the three enhancements to the PEs which include a switchbox mechanism for extending the local connectivity to establish communications between nonlocal neighbors, a hardware implementation of an artificial neural network that provides direct support for connectionist processing, and an embedded multilevel pyramid with successively powerful PEs. This is shown to fulfill the processing requirements for real-time binary image understanding applications.
Starting Page	446
Ending Page	454
File Size	890075
Page Count	9
File Format	PDF
ISBN	0818654201
DOI	10.1109/CAMP.1993.622502
Language	English
Publisher	Institute of Electrical and Electronics Engineers, Inc. (IEEE)
Publisher Date	1993-12-15
Publisher Place	USA
Access Restriction	Subscribed
Rights Holder	Institute of Electrical and Electronics Engineers, Inc. (IEEE)
Subject Keyword	Focusing Image resolution Layout Real time systems Object recognition Very large scale integration Cameras Power generation economics Communication switching Neural network hardware
Content Type	Text
Resource Type	Article

Sl.	Authority	Responsibilities	Communication Details
1	Ministry of Education (GoI), Department of Higher Education	Sanctioning Authority	https://www.education.gov.in/ict-initiatives
2	Indian Institute of Technology Kharagpur	Host Institute of the Project: The host institute of the project is responsible for providing infrastructure support and hosting the project	https://www.iitkgp.ac.in
3	National Digital Library of India Office, Indian Institute of Technology Kharagpur	The administrative and infrastructural headquarters of the project	Dr. B. Sutradhar bsutra@ndl.gov.in
4	Project PI / Joint PI	Principal Investigator and Joint Principal Investigators of the project	Dr. B. Sutradhar bsutra@ndl.gov.in Prof. Saswat Chakrabarti will be added soon
5	Website/Portal (Helpdesk)	Queries regarding NDLI and its services	support@ndl.gov.in
6	Contents and Copyright Issues	Queries related to content curation and copyright issues	content@ndl.gov.in
7	National Digital Library of India Club (NDLI Club)	Queries related to NDLI Club formation, support, user awareness program, seminar/symposium, collaboration, social media, promotion, and outreach	clubsupport@ndl.gov.in
8	Digital Preservation Centre (DPC)	Assistance with digitizing and archiving copyright-free printed books	dpc@ndl.gov.in
9	IDR Setup or Support	Queries related to establishment and support of Institutional Digital Repository (IDR) and IDR workshops	idr@ndl.gov.in

Programmable hybrid co-processor for real-time image understanding

Recognition and visual learning of articulated shape by accumulative Hopfield matching

A real-time face recognition system using custom VLSI hardware

A VLSI architecture for real-time image convolution with large symmetric kernels

A QoS network architecture to interconnect large-scale VLSI neural networks

Real-time image compression based on wavelet vector quantization, algorithm and VLSI architecture

A real-time image-feature-extraction and vector-generation VLSI employing arrayed-shift-register architecture

A reconfigurable WSI neural network

A real-time object extraction processor

An integrated system architecture for binary image understanding

Similar Documents

Programmable hybrid co-processor for real-time image understanding

Recognition and visual learning of articulated shape by accumulative Hopfield matching

A real-time face recognition system using custom VLSI hardware

A VLSI architecture for real-time image convolution with large symmetric kernels

A QoS network architecture to interconnect large-scale VLSI neural networks

Real-time image compression based on wavelet vector quantization, algorithm and VLSI architecture

A real-time image-feature-extraction and vector-generation VLSI employing arrayed-shift-register architecture

A reconfigurable WSI neural network

A real-time object extraction processor

An integrated system architecture for binary image understanding