NDLI: TLSync: Support for multiple fast barriers using on-chip transmission lines

Content Provider	IEEE Xplore Digital Library
Author	Jungju Oh Prvulovic, M. Zajic, A.
Copyright Year	2011
Description	Author affiliation: Georgia Inst. of Technol., Atlanta, GA, USA (Jungju Oh; Prvulovic, M.; Zajic, A.)
Abstract	As the number of cores on a single-chip grows, scalable barrier synchronization becomes increasingly difficult to implement. In software implementations, such as the tournament barrier, a larger number of cores results in a longer latency for each round and a larger number of rounds. Hardware barrier implementations require significant dedicated wiring, e.g., using a reduction (arrival) tree and a notification (release) tree, and multiple instances of this wiring are needed to support multiple barriers (e.g., when concurrently executing multiple parallel applications). This paper presents TLSync, a novel hardware barrier implementation that uses the high-frequency part of the spectrum in a transmission-line broadcast network, thus leaving the transmission line network free for non-modulated (base-band) data transmission. In contrast to other implementations of hardware barriers, TLSync allows multiple thread groups to each have its own barrier. This is accomplished by allocating different bands in the radio-frequency spectrum to different groups. Our circuit-level and electromagnetic models show that the worst-case latency for a TLSync barrier is 4ns to 10ns, depending on the size of the frequency band allocated to each group, and our cycle-accurate architectural simulations show that low-latency TLSync barriers provide significant performance and scalability benefits to barrier-intensive applications.
Sponsorship	IEEE Comput. Soc.
Starting Page	105
Ending Page	115
File Size	855759
Page Count	11
File Format	PDF
ISBN	9781450304726
ISSN	10636897
e-ISBN	9781450304726
Language	English
Publisher	Institute of Electrical and Electronics Engineers, Inc. (IEEE)
Publisher Date	2011-06-04
Publisher Place	USA
Access Restriction	Subscribed
Rights Holder	Association for Computing Machinery, Inc. (ACM)
Subject Keyword	Wires Delay Receivers Power transmission lines Transmitters Synchronization Frequency modulation
Content Type	Text
Resource Type	Article

Sl.	Authority	Responsibilities	Communication Details
1	Ministry of Education (GoI), Department of Higher Education	Sanctioning Authority	https://www.education.gov.in/ict-initiatives
2	Indian Institute of Technology Kharagpur	Host Institute of the Project: The host institute of the project is responsible for providing infrastructure support and hosting the project	https://www.iitkgp.ac.in
3	National Digital Library of India Office, Indian Institute of Technology Kharagpur	The administrative and infrastructural headquarters of the project	Dr. B. Sutradhar bsutra@ndl.gov.in
4	Project PI / Joint PI	Principal Investigator and Joint Principal Investigators of the project	Dr. B. Sutradhar bsutra@ndl.gov.in Prof. Saswat Chakrabarti will be added soon
5	Website/Portal (Helpdesk)	Queries regarding NDLI and its services	support@ndl.gov.in
6	Contents and Copyright Issues	Queries related to content curation and copyright issues	content@ndl.gov.in
7	National Digital Library of India Club (NDLI Club)	Queries related to NDLI Club formation, support, user awareness program, seminar/symposium, collaboration, social media, promotion, and outreach	clubsupport@ndl.gov.in
8	Digital Preservation Centre (DPC)	Assistance with digitizing and archiving copyright-free printed books	dpc@ndl.gov.in
9	IDR Setup or Support	Queries related to establishment and support of Institutional Digital Repository (IDR) and IDR workshops	idr@ndl.gov.in

TLSync: support for multiple fast barriers using on-chip transmission lines

TLSync: Support for Multiple Fast Barriers Using On-Chip Transmission Lines (2011)

TLSync:support for multiple fast barriers using on-chip transmission lines

Design and modelling of network on chip interconnects using transmission lines

Inductance Modeling for On-chip interconnects using Elevated coplanar waveguide

Using Transmission Lines for Global On-Chip Communication

On-chip global signaling by wave pipelining

Terabit/s optical transmission using chip-scale frequency comb sources

A new mesochronous clocking scheme for synchronization in SoC

TLSync: Support for multiple fast barriers using on-chip transmission lines

Similar Documents

TLSync: support for multiple fast barriers using on-chip transmission lines

TLSync: Support for Multiple Fast Barriers Using On-Chip Transmission Lines (2011)

TLSync:support for multiple fast barriers using on-chip transmission lines

Design and modelling of network on chip interconnects using transmission lines

Inductance Modeling for On-chip interconnects using Elevated coplanar waveguide

Using Transmission Lines for Global On-Chip Communication

On-chip global signaling by wave pipelining

Terabit/s optical transmission using chip-scale frequency comb sources

A new mesochronous clocking scheme for synchronization in SoC

TLSync: Support for multiple fast barriers using on-chip transmission lines