NDLI: Parallelism in the front-end

Content Provider	IEEE Xplore Digital Library
Author	Oberoi, P.S. Sohi, G.S.
Copyright Year	2003
Description	Author affiliation: Dept. of Comput. Sci., Wisconsin Univ., Madison, WI, USA (Oberoi, P.S.; Sohi, G.S.)
Abstract	As processor back-ends get more aggressive, front-ends will have to scale as well. Although the back-ends of superscalar processors have continued to become more parallel, the front-ends remain sequential. We describe techniques for fetching and renaming multiple noncontiguous portions of the dynamic instruction stream in parallel using multiple fetch and rename units. It demonstrates that parallel front-ends are a viable alternative to high performance sequential front-ends. Compared with an equivalently sized trace cache, our technique increases cache bandwidth utilization by 17%, front-end throughput by 20%, and performance by 5%. Parallelism also enhances latency tolerance: a parallel front-end loses only 6% performance as the cache size is decreased from 128 KB to 8 KB, compared with a 50-65% performance loss for sequential fetch mechanisms.
Sponsorship	IEEE Comput. Soc. Tech. Committee on Comput. Archit. ACM
Starting Page	230
Ending Page	240
File Size	357380
Page Count	11
File Format	PDF
ISBN	0769519458
ISSN	10636897
DOI	10.1109/ISCA.2003.1207003
Language	English
Publisher	Institute of Electrical and Electronics Engineers, Inc. (IEEE)
Publisher Date	2003-06-09
Publisher Place	USA
Access Restriction	Subscribed
Rights Holder	Institute of Electrical and Electronics Engineers, Inc. (IEEE)
Subject Keyword	Parallel processing Throughput Pipelines Performance loss Bandwidth Delay Decoding Proposals Computer architecture
Content Type	Text
Resource Type	Article

Sl.	Authority	Responsibilities	Communication Details
1	Ministry of Education (GoI), Department of Higher Education	Sanctioning Authority	https://www.education.gov.in/ict-initiatives
2	Indian Institute of Technology Kharagpur	Host Institute of the Project: The host institute of the project is responsible for providing infrastructure support and hosting the project	https://www.iitkgp.ac.in
3	National Digital Library of India Office, Indian Institute of Technology Kharagpur	The administrative and infrastructural headquarters of the project	Dr. B. Sutradhar bsutra@ndl.gov.in
4	Project PI / Joint PI	Principal Investigator and Joint Principal Investigators of the project	Dr. B. Sutradhar bsutra@ndl.gov.in Prof. Saswat Chakrabarti will be added soon
5	Website/Portal (Helpdesk)	Queries regarding NDLI and its services	support@ndl.gov.in
6	Contents and Copyright Issues	Queries related to content curation and copyright issues	content@ndl.gov.in
7	National Digital Library of India Club (NDLI Club)	Queries related to NDLI Club formation, support, user awareness program, seminar/symposium, collaboration, social media, promotion, and outreach	clubsupport@ndl.gov.in
8	Digital Preservation Centre (DPC)	Assistance with digitizing and archiving copyright-free printed books	dpc@ndl.gov.in
9	IDR Setup or Support	Queries related to establishment and support of Institutional Digital Repository (IDR) and IDR workshops	idr@ndl.gov.in

Survey on microprocessor architecture and development trends

An implementation of branch target buffer for high performance applications

Exploiting loop-level parallelism with the Shift Architecture

Unroll-and-jam using uniformly generated sets

An adaptive parallel pipeline pattern for grids

Run-time thread sorting to expose data-level parallelism

RISC architecture trends

Selective eager execution on the PolyPath architecture

On the performance of a multi-threaded RISC architecture

Parallelism in the front-end

Similar Documents

Survey on microprocessor architecture and development trends

An implementation of branch target buffer for high performance applications

Exploiting loop-level parallelism with the Shift Architecture

Unroll-and-jam using uniformly generated sets

An adaptive parallel pipeline pattern for grids

Run-time thread sorting to expose data-level parallelism

RISC architecture trends

Selective eager execution on the PolyPath architecture

On the performance of a multi-threaded RISC architecture

Parallelism in the front-end