NDLI: Pipeline gating: speculation control for energy reduction

Content Provider	IEEE Xplore Digital Library
Author	Manne, S. Klauser, A. Grunwald, D.
Copyright Year	1998
Description	Author affiliation: Dept. of Electr. & Comput. Eng., Colorado Univ., Boulder, CO, USA (Manne, S.)
Abstract	Branch prediction has enabled microprocessors to increase instruction level parallelism (ILP) by allowing programs to speculatively execute beyond control boundaries. Although speculative execution is essential for increasing the instructions per cycle (IPC), it does come at a cost. A large amount of unnecessary work results from wrong-path instructions entering the pipeline due to branch misprediction. Results generated with the SimpleScalar tool set using a 4-way issue pipeline and various branch predictors show an instruction overhead of 16% to 105% for event instruction committed. The instruction overhead will increase in the future as processors use more aggressive speculation and wider issue widths. In this paper we present an innovative method for power reduction ,which, unlike previous work that sacrificed flexibility or performance reduces power in high-performance microprocessors without impacting performance. In particular we introduce a hardware mechanism called pipeline gating to control rampant speculation in the pipeline. We present inexpensive mechanisms for determining when a branch is likely to mispredict, and for stopping wrong-path instructions from entering the pipeline. Results show up to a 38% reduction in wrong-path instructions with a negligible performance loss (/spl ap/1%). Best of all, even in programs with a high branch prediction accuracy, performance does not noticeable degrade. Our analysis indicates that there is little risk in implementing this method in existing processors since it does not impact performance and can benefit energy reduction.
Starting Page	132
Ending Page	141
File Size	127443
Page Count	10
File Format	PDF
ISBN	0818684917
ISSN	10636897
DOI	10.1109/ISCA.1998.694769
Language	English
Publisher	Institute of Electrical and Electronics Engineers, Inc. (IEEE)
Publisher Date	1998-07-01
Publisher Place	Spain
Access Restriction	Subscribed
Rights Holder	Institute of Electrical and Electronics Engineers, Inc. (IEEE)
Subject Keyword	Pipelines Microprocessors Costs Read only memory Power engineering and energy Computer science Degradation Risk analysis Application software Packaging
Content Type	Text
Resource Type	Article

Sl.	Authority	Responsibilities	Communication Details
1	Ministry of Education (GoI), Department of Higher Education	Sanctioning Authority	https://www.education.gov.in/ict-initiatives
2	Indian Institute of Technology Kharagpur	Host Institute of the Project: The host institute of the project is responsible for providing infrastructure support and hosting the project	https://www.iitkgp.ac.in
3	National Digital Library of India Office, Indian Institute of Technology Kharagpur	The administrative and infrastructural headquarters of the project	Dr. B. Sutradhar bsutra@ndl.gov.in
4	Project PI / Joint PI	Principal Investigator and Joint Principal Investigators of the project	Dr. B. Sutradhar bsutra@ndl.gov.in Prof. Saswat Chakrabarti will be added soon
5	Website/Portal (Helpdesk)	Queries regarding NDLI and its services	support@ndl.gov.in
6	Contents and Copyright Issues	Queries related to content curation and copyright issues	content@ndl.gov.in
7	National Digital Library of India Club (NDLI Club)	Queries related to NDLI Club formation, support, user awareness program, seminar/symposium, collaboration, social media, promotion, and outreach	clubsupport@ndl.gov.in
8	Digital Preservation Centre (DPC)	Assistance with digitizing and archiving copyright-free printed books	dpc@ndl.gov.in
9	IDR Setup or Support	Queries related to establishment and support of Institutional Digital Repository (IDR) and IDR workshops	idr@ndl.gov.in

Pipeline gating: speculation control for energy reduction

A Single-Stream Pipelined Instruction Decompression System for Embedded Microprocessors

Microprocessors in consumer products

The ARM9 family-high performance microprocessors for embedded applications

Reducing set-associative cache energy via way-prediction and selective direct-mapping

Area and power efficient pipeline FFT algorithm

A Compiler Based Leakage Reduction Technique by Power-Gating Functional Units in Embedded Microprocessors

Software control and program design issues for alterable architectures

A methodology for project control through risk analysis: the case of a pipeline project

Pipeline gating: speculation control for energy reduction

Similar Documents

Pipeline gating: speculation control for energy reduction

A Single-Stream Pipelined Instruction Decompression System for Embedded Microprocessors

Microprocessors in consumer products

The ARM9 family-high performance microprocessors for embedded applications

Reducing set-associative cache energy via way-prediction and selective direct-mapping

Area and power efficient pipeline FFT algorithm

A Compiler Based Leakage Reduction Technique by Power-Gating Functional Units in Embedded Microprocessors

Software control and program design issues for alterable architectures

A methodology for project control through risk analysis: the case of a pipeline project

Pipeline gating: speculation control for energy reduction