NDLI: FPGA implementation and experimental performances of a novel timing synchronization method in MIMO-OFDM systems

Content Provider	IEEE Xplore Digital Library
Author	En Zhou Xiaolin Hou Jianping Chen Zhan Zhang Kayama, H.
Copyright Year	2008
Description	Author affiliation: Innovative Radio Transm. Lab., DoCoMo Beijing Commun. Labs. Co., Ltd., Beijing, China (En Zhou; Xiaolin Hou; Jianping Chen; Zhan Zhang; Kayama, H.)
Abstract	This paper proposes a novel preamble structure and a timing synchronization method for OFDM systems. The preamble structure has both properties of delayed and symmetric correlations which can afford accurate time and frequency synchronization simultaneously. A new timing metric is also proposed according to the preamble structure, which is the production of the modulus of delayed and symmetric correlation profiles. The proposed algorithm has been implemented with FPGA in MIMO-OFDM testbed. The measured timing performances are well accordance with the simulation results. The timing performance is very accurate when SNR is larger than 5 dB, that the probability of timing shift compared to the first path less than 10 samples is above 99.5% in 3GPP case 2 channel. And the timing shifts only distribute on several discrete positions. Furthermore, the timing synchronization can work well in high mobility environment up to 500 km/h.
Starting Page	1
Ending Page	5
File Size	1886566
Page Count	5
File Format	PDF
ISBN	9784885522321
Language	English
Publisher	Institute of Electrical and Electronics Engineers, Inc. (IEEE)
Publisher Date	2008-10-14
Publisher Place	Japan
Access Restriction	Subscribed
Rights Holder	Institute of Electronics, Information and Communication Engineers (IEICE)
Subject Keyword	Field programmable gate arrays Timing Frequency synchronization OFDM MIMO Delay effects Testing Delay estimation Frequency estimation Neodymium
Content Type	Text
Resource Type	Article

Sl.	Authority	Responsibilities	Communication Details
1	Ministry of Education (GoI), Department of Higher Education	Sanctioning Authority	https://www.education.gov.in/ict-initiatives
2	Indian Institute of Technology Kharagpur	Host Institute of the Project: The host institute of the project is responsible for providing infrastructure support and hosting the project	https://www.iitkgp.ac.in
3	National Digital Library of India Office, Indian Institute of Technology Kharagpur	The administrative and infrastructural headquarters of the project	Dr. B. Sutradhar bsutra@ndl.gov.in
4	Project PI / Joint PI	Principal Investigator and Joint Principal Investigators of the project	Dr. B. Sutradhar bsutra@ndl.gov.in Prof. Saswat Chakrabarti will be added soon
5	Website/Portal (Helpdesk)	Queries regarding NDLI and its services	support@ndl.gov.in
6	Contents and Copyright Issues	Queries related to content curation and copyright issues	content@ndl.gov.in
7	National Digital Library of India Club (NDLI Club)	Queries related to NDLI Club formation, support, user awareness program, seminar/symposium, collaboration, social media, promotion, and outreach	clubsupport@ndl.gov.in
8	Digital Preservation Centre (DPC)	Assistance with digitizing and archiving copyright-free printed books	dpc@ndl.gov.in
9	IDR Setup or Support	Queries related to establishment and support of Institutional Digital Repository (IDR) and IDR workshops	idr@ndl.gov.in

Efficient Implementation of Synchronization in OFDM System Based on FPGA

Implementation of symbol timing synchronization for MB-OFDM UWB systems on FPGA

Implementation of timing synchronization for OFDM Underwater Communication System on FPGA

FPGA implementation of the timing synchronization in preamble based OFDM system

Efficient Implementation of Symbol Timing Synchronization in OFDM System

FPGA implementation of MIMO-OFDM STBC systems

Implementation of a 2x2 MIMO-OFDM Real-Time System on DSP/FPGA Platform

An FPGA implementation method of OFDM timing synchronization based on conjugated-symmetrical-structured training sequence

FPGA implementation of space-time encoders

FPGA implementation and experimental performances of a novel timing synchronization method in MIMO-OFDM systems

Similar Documents

Efficient Implementation of Synchronization in OFDM System Based on FPGA

Implementation of symbol timing synchronization for MB-OFDM UWB systems on FPGA

Implementation of timing synchronization for OFDM Underwater Communication System on FPGA

FPGA implementation of the timing synchronization in preamble based OFDM system

Efficient Implementation of Symbol Timing Synchronization in OFDM System

FPGA implementation of MIMO-OFDM STBC systems

Implementation of a 2x2 MIMO-OFDM Real-Time System on DSP/FPGA Platform

An FPGA implementation method of OFDM timing synchronization based on conjugated-symmetrical-structured training sequence

FPGA implementation of space-time encoders

FPGA implementation and experimental performances of a novel timing synchronization method in MIMO-OFDM systems