NDLI: Finite wordlength requirements for adaptive signal processing elements in digital QAM ADSL systems

Content Provider	IEEE Xplore Digital Library
Author	Daneshrad, B. Samueli, H.
Copyright Year	1994
Description	Author affiliation: Dept. of Electr. Eng., California Univ., Los Angeles, CA, USA (Daneshrad, B.; Samueli, H.)
Abstract	Asymmetric digital subscriber line (ADSL) services attempt to provide high rate data transmission on a variety of copper loops both inside and outside the carrier service area. The data rates range from 1.6 Mbps half-duplex on long loops to 6 Mbps half-duplex on shorter loops. Thus far, several studies have been performed on the performance of different ADSL system architectures, but little attention has been paid to the wordlength requirements of the transceiver ASIC that is at the heart of an economical implementation. In this paper we focus on the adaptive equalizer block of the system proposed by Daneshrad and Samueli (1992). Results of studies are presented that show the minimum word lengths for the front-end analog-to-digital converter (A/D) as well as the different signals within the adaptive filters of the equalizer. For both the feedforward equalizer (FFE) and the decision feedback equalizer (DFE) wordlength requirements of four signals are studied (a) the filter input, (b) the multiply-accumulator at the output of the filter, (c) the number of bits required to store and update the adaptive coefficient, (d) the number of coefficient bits actually used in the filtering operation. It is found that a 10 bit A/D is sufficient for such a system, and that all other signals studied require no more than 22 bits of dynamic range. Armed with such information, the system designer can use the minimum word lengths without sacrificing system performance, while at the same time reducing the size, power consumption, and cost of the transceiver ASIC (application specific integrated circuit).<>
Starting Page	838
Ending Page	842
File Size	470361
Page Count	5
File Format	PDF
ISBN	0780318250
DOI	10.1109/ICC.1994.368979
Language	English
Publisher	Institute of Electrical and Electronics Engineers, Inc. (IEEE)
Publisher Date	1994-05-01
Access Restriction	Subscribed
Rights Holder	Institute of Electrical and Electronics Engineers, Inc. (IEEE)
Subject Keyword	Adaptive signal processing Adaptive filters Application specific integrated circuits Transceivers Decision feedback equalizers DSL Data communication Copper Heart Power generation economics
Content Type	Text
Resource Type	Article

Sl.	Authority	Responsibilities	Communication Details
1	Ministry of Education (GoI), Department of Higher Education	Sanctioning Authority	https://www.education.gov.in/ict-initiatives
2	Indian Institute of Technology Kharagpur	Host Institute of the Project: The host institute of the project is responsible for providing infrastructure support and hosting the project	https://www.iitkgp.ac.in
3	National Digital Library of India Office, Indian Institute of Technology Kharagpur	The administrative and infrastructural headquarters of the project	Dr. B. Sutradhar bsutra@ndl.gov.in
4	Project PI / Joint PI	Principal Investigator and Joint Principal Investigators of the project	Dr. B. Sutradhar bsutra@ndl.gov.in Prof. Saswat Chakrabarti will be added soon
5	Website/Portal (Helpdesk)	Queries regarding NDLI and its services	support@ndl.gov.in
6	Contents and Copyright Issues	Queries related to content curation and copyright issues	content@ndl.gov.in
7	National Digital Library of India Club (NDLI Club)	Queries related to NDLI Club formation, support, user awareness program, seminar/symposium, collaboration, social media, promotion, and outreach	clubsupport@ndl.gov.in
8	Digital Preservation Centre (DPC)	Assistance with digitizing and archiving copyright-free printed books	dpc@ndl.gov.in
9	IDR Setup or Support	Queries related to establishment and support of Institutional Digital Repository (IDR) and IDR workshops	idr@ndl.gov.in

A 60-MHz 64-tap echo canceller/decision-feedback equalizer in 1.2- mu m CMOS for 2B1Q high bit-rate digital subscriber line transceivers

A digital vestigial-sideband (VSB) channel decoder IC for digital TV (DTV)

Two design techniques for adaptive transceivers for digital subscriber lines (DSL)

Mismatched finite-complexity MMSE decision feedback equalizers

A blind adaptation algorithm for decision feedback equalizers with fractionally-spaced feedforward filters

Integrated Linear AC-coupling Circuit for DC-Balanced and Non-Balanced Traffics

High-Performance Low-Cost DFE using IFIR Filters

Evaluation of decision feedback equalization in VDSL environment

A programmable DSP engine for high-rate modems

Finite wordlength requirements for adaptive signal processing elements in digital QAM ADSL systems

Similar Documents

A 60-MHz 64-tap echo canceller/decision-feedback equalizer in 1.2- mu m CMOS for 2B1Q high bit-rate digital subscriber line transceivers

A digital vestigial-sideband (VSB) channel decoder IC for digital TV (DTV)

Two design techniques for adaptive transceivers for digital subscriber lines (DSL)

Mismatched finite-complexity MMSE decision feedback equalizers

A blind adaptation algorithm for decision feedback equalizers with fractionally-spaced feedforward filters

Integrated Linear AC-coupling Circuit for DC-Balanced and Non-Balanced Traffics

High-Performance Low-Cost DFE using IFIR Filters

Evaluation of decision feedback equalization in VDSL environment

A programmable DSP engine for high-rate modems

Finite wordlength requirements for adaptive signal processing elements in digital QAM ADSL systems