NDLI: Development of onboard LPM-based header processing and reactive link selection for optical packet and circuit integrated networks

Content Provider	IEEE Xplore Digital Library
Author	Furukawa, H. Miyazawa, T. Harai, H. Kuroda, Y. Koyama, S. Arakawa, S. Murata, M.
Copyright Year	2014
Description	Author affiliation: Grad. Sch. of Inf. Sci. & Technol., Osaka Univ., Suita, Japan (Arakawa, S.; Murata, M.) \|\| Renesas Electron. Corp., Itami, Japan (Kuroda, Y.; Koyama, S.) \|\| Photonic Network Res. Inst., Nat. Inst. of Inf. & Commun. Technol., Koganei, Japan (Furukawa, H.; Miyazawa, T.; Harai, H.)
Abstract	An optical packet and circuit integrated network (OPCInet) will allow diverse services, enhanced functional flexibility, and efficient energy consumption, as optical packet switching (OPS) and optical circuit switching (OCS) links are provided on the same infrastructure. In this paper, we design and develop a control system consisting of header processing for optical packets, signaling and routing for optical path setup, and wavelength resource control and link switching between OPS and OCS for the efficient use of resources. Our onboard optical packet header processor is capable of 16-bit longest prefix matching by embedding a 0.6W (5% of TCAM technology on the same condition), 200 million search-per-second (equivalent to 100 Gbps) forwarding engine LSI, and a statistical memory LSI for retaining the statistical information of processed headers. Reactive control automatically selects a packet or circuit link according to the statistical traffic information from the header processor and works with signaling for optical paths. We present an experimental demonstration of a new control system using a previously developed OPCInet testbed.
Starting Page	3277
Ending Page	3282
File Size	3769172
Page Count	6
File Format	PDF
ISBN	9781479920037
DOI	10.1109/ICC.2014.6883826
Language	English
Publisher	Institute of Electrical and Electronics Engineers, Inc. (IEEE)
Publisher Date	2014-06-10
Publisher Place	Australia
Access Restriction	Subscribed
Rights Holder	Institute of Electrical and Electronics Engineers, Inc. (IEEE)
Subject Keyword	Optical packet switching Optical switches Integrated optics Optical buffering Adaptive optics Optical fiber networks reactive link selection Optical packet and circuit integrated network longest prefix matching
Content Type	Text
Resource Type	Article

Sl.	Authority	Responsibilities	Communication Details
1	Ministry of Education (GoI), Department of Higher Education	Sanctioning Authority	https://www.education.gov.in/ict-initiatives
2	Indian Institute of Technology Kharagpur	Host Institute of the Project: The host institute of the project is responsible for providing infrastructure support and hosting the project	https://www.iitkgp.ac.in
3	National Digital Library of India Office, Indian Institute of Technology Kharagpur	The administrative and infrastructural headquarters of the project	Dr. B. Sutradhar bsutra@ndl.gov.in
4	Project PI / Joint PI	Principal Investigator and Joint Principal Investigators of the project	Dr. B. Sutradhar bsutra@ndl.gov.in Prof. Saswat Chakrabarti will be added soon
5	Website/Portal (Helpdesk)	Queries regarding NDLI and its services	support@ndl.gov.in
6	Contents and Copyright Issues	Queries related to content curation and copyright issues	content@ndl.gov.in
7	National Digital Library of India Club (NDLI Club)	Queries related to NDLI Club formation, support, user awareness program, seminar/symposium, collaboration, social media, promotion, and outreach	clubsupport@ndl.gov.in
8	Digital Preservation Centre (DPC)	Assistance with digitizing and archiving copyright-free printed books	dpc@ndl.gov.in
9	IDR Setup or Support	Queries related to establishment and support of Institutional Digital Repository (IDR) and IDR workshops	idr@ndl.gov.in

Optical packet and circuit integrated network: Development and deployment

A multi-ring optical packet and circuit integrated network with optical buffering

Demonstrating 100 Gbps optical packet switching using 16-bit longest prefix matching forwarding engine

Multihomed optical packet and circuit integrated network based on hierarchical address allocation

First development of integrated optical packet and circuit switching node for new-generation networks

A study in photonic switched networks considering link failure and ingress buffering

Development of an Autonomous Distributed Control System for Optical Packet and Circuit Integrated Networks

Demonstration of 100 Gbps optical packet switching using header processor based on 48-bit longest prefix matching

Experimental performance evaluation of control mechanisms for integrated optical packet- and circuit-switched networks

Development of onboard LPM-based header processing and reactive link selection for optical packet and circuit integrated networks

Similar Documents

Optical packet and circuit integrated network: Development and deployment

A multi-ring optical packet and circuit integrated network with optical buffering

Demonstrating 100 Gbps optical packet switching using 16-bit longest prefix matching forwarding engine

Multihomed optical packet and circuit integrated network based on hierarchical address allocation

First development of integrated optical packet and circuit switching node for new-generation networks

A study in photonic switched networks considering link failure and ingress buffering

Development of an Autonomous Distributed Control System for Optical Packet and Circuit Integrated Networks

Demonstration of 100 Gbps optical packet switching using header processor based on 48-bit longest prefix matching

Experimental performance evaluation of control mechanisms for integrated optical packet- and circuit-switched networks

Development of onboard LPM-based header processing and reactive link selection for optical packet and circuit integrated networks