NDLI: Trellis-Based Baud-rate Timing Recovery Loop for Magnetic Recording Channels

Content Provider	IEEE Xplore Digital Library
Author	Wei Zeng Erden, M.F. Kavcic, A. Kurtas, E.M. Venkataramani, R.C.
Copyright Year	2006
Description	Author affiliation: Division of Engineering and Applied Sciences, Harvard University, Cambridge, MA 02138 (Wei Zeng; Kavcic, A.) \|\| Seagate Technology, Pittsburgh, PA 15222 (Erden, M.F.; Kurtas, E.M.; Venkataramani, R.C.)
Abstract	Timing recovery is crucial for magnetic recording systems. A conventional timing recovery loop (also known as the phase-locked loop) consists of a timing error detector (TED), a loop filter, and a voltage controlled oscillator (VCO), all of which process the samples in a sequential manner. This sequence of operations in the timing recovery loop performs well if the timing error is a small fraction of the bit interval. However, in the cycle-slip regions, the timing error is comparable to the bit interval, and the loop fails. In this paper, we represent the timing error in magnetic recording systems using a discrete Markov model that does not confine the timing error to only small fractions of the bit interval. By utilizing such a model, we derive an optimal baud-rate processing unit that does not perform tasks in sequence, but jointly. The derived unit has a similar structure as the classical first-order phase-locked loop (PLL). Simulation results show that the new detector outperforms the standard Mueller and Muller phase-locked loop. This performance gain is substantial if the timing error process is extremely noisy or if there is residual frequency-offset. For moderately low-noise timing errors without residual frequency-offset, the improvement over the Mueller and Müller phase-locked loop is just marginal.
Starting Page	3179
Ending Page	3184
File Size	184608
Page Count	6
File Format	PDF
ISBN	1424403553
ISSN	81649547
DOI	10.1109/ICC.2006.255295
Language	English
Publisher	Institute of Electrical and Electronics Engineers, Inc. (IEEE)
Publisher Date	2006-06-11
Publisher Place	Turkey
Access Restriction	Subscribed
Rights Holder	Institute of Electrical and Electronics Engineers, Inc. (IEEE)
Subject Keyword	Timing Magnetic recording Phase locked loops Phase detection Detectors Voltage-controlled oscillators Frequency Error correction Magnetic separation Filters
Content Type	Text
Resource Type	Article

Sl.	Authority	Responsibilities	Communication Details
1	Ministry of Education (GoI), Department of Higher Education	Sanctioning Authority	https://www.education.gov.in/ict-initiatives
2	Indian Institute of Technology Kharagpur	Host Institute of the Project: The host institute of the project is responsible for providing infrastructure support and hosting the project	https://www.iitkgp.ac.in
3	National Digital Library of India Office, Indian Institute of Technology Kharagpur	The administrative and infrastructural headquarters of the project	Dr. B. Sutradhar bsutra@ndl.gov.in
4	Project PI / Joint PI	Principal Investigator and Joint Principal Investigators of the project	Dr. B. Sutradhar bsutra@ndl.gov.in Prof. Saswat Chakrabarti will be added soon
5	Website/Portal (Helpdesk)	Queries regarding NDLI and its services	support@ndl.gov.in
6	Contents and Copyright Issues	Queries related to content curation and copyright issues	content@ndl.gov.in
7	National Digital Library of India Club (NDLI Club)	Queries related to NDLI Club formation, support, user awareness program, seminar/symposium, collaboration, social media, promotion, and outreach	clubsupport@ndl.gov.in
8	Digital Preservation Centre (DPC)	Assistance with digitizing and archiving copyright-free printed books	dpc@ndl.gov.in
9	IDR Setup or Support	Queries related to establishment and support of Institutional Digital Repository (IDR) and IDR workshops	idr@ndl.gov.in

Trellis-based optimal baud-rate timing recovery loops for magnetic recording systems.

Trellis-Based Optimal Baud-Rate Timing Recovery Loops for Magnetic Recording Systems

MAP-Based Timing Recovery for Magnetic Recording

Bi-directional timing recovery for magnetic recording systems

Extended Kalman Filter Based Acquisition Timing Recovery for Magnetic Recording Read Channels

A 45-mhz Cmos Phase/frequency-locked Loop Timing Recovery Circuit

A digital phase-locked loop for frequency detection

A frequency-variable ECL phase locked loop circuit

Trellis-Based Optimal Baud-Rate Timing Recovery Loops for Magnetic Recording Systems

Trellis-Based Baud-rate Timing Recovery Loop for Magnetic Recording Channels

Similar Documents

Trellis-based optimal baud-rate timing recovery loops for magnetic recording systems.

Trellis-Based Optimal Baud-Rate Timing Recovery Loops for Magnetic Recording Systems

MAP-Based Timing Recovery for Magnetic Recording

Bi-directional timing recovery for magnetic recording systems

Extended Kalman Filter Based Acquisition Timing Recovery for Magnetic Recording Read Channels

A 45-mhz Cmos Phase/frequency-locked Loop Timing Recovery Circuit

A digital phase-locked loop for frequency detection

A frequency-variable ECL phase locked loop circuit

Trellis-Based Optimal Baud-Rate Timing Recovery Loops for Magnetic Recording Systems

Trellis-Based Baud-rate Timing Recovery Loop for Magnetic Recording Channels