NDLI: A comparison of two buffer insertion ring architectures with fairness algorithms

Content Provider	IEEE Xplore Digital Library
Author	Francisco, M.J. Fengjie Yuan Changcheng Huang Peng, H.
Copyright Year	2003
Description	Author affiliation: Dept. of Syst. & Comput. Eng., Carleton Univ., Ottawa, Ont., Canada (Francisco, M.J.; Fengjie Yuan; Changcheng Huang)
Abstract	Buffer insertion rings (BIR) are known to provide higher throughputs than other competing ring technologies. With the introduction of spatial reuse, MAN's and LAN's are at a greater advantage of maximizing bandwidth efficiency. Spatial reuse introduces the concept of congestion and fairness algorithms are needed to police the fair access of the low priority traffic on the ring. Two architectures are studied in this paper, mono transit buffer (MTB) and the dual transit buffer (DTB). Different from earlier BIR architectures, the congestion control mechanisms studied in this paper are rate based and traffic streams are regulated using leaky buckets. It has been shown through simulations that both architectures exhibit oscillatory behavior under certain congestion conditions. MTB oscillates due to the buffer threshold settings. We show that by correctly setting parameters, oscillations can be dampened to achieve fair throughputs for all nodes contributing to the congestion.
Starting Page	605
Ending Page	609
File Size	331387
Page Count	5
File Format	PDF
ISBN	0780378024
DOI	10.1109/ICC.2003.1204247
Language	English
Publisher	Institute of Electrical and Electronics Engineers, Inc. (IEEE)
Publisher Date	2003-05-11
Publisher Place	USA
Access Restriction	Subscribed
Rights Holder	Institute of Electrical and Electronics Engineers, Inc. (IEEE)
Subject Keyword	Throughput Bandwidth Traffic control Optical buffering Feedback control Computer architecture Optical fiber networks Laboratories Computer networks Optical computing
Content Type	Text
Resource Type	Article

Sl.	Authority	Responsibilities	Communication Details
1	Ministry of Education (GoI), Department of Higher Education	Sanctioning Authority	https://www.education.gov.in/ict-initiatives
2	Indian Institute of Technology Kharagpur	Host Institute of the Project: The host institute of the project is responsible for providing infrastructure support and hosting the project	https://www.iitkgp.ac.in
3	National Digital Library of India Office, Indian Institute of Technology Kharagpur	The administrative and infrastructural headquarters of the project	Dr. B. Sutradhar bsutra@ndl.gov.in
4	Project PI / Joint PI	Principal Investigator and Joint Principal Investigators of the project	Dr. B. Sutradhar bsutra@ndl.gov.in Prof. Saswat Chakrabarti will be added soon
5	Website/Portal (Helpdesk)	Queries regarding NDLI and its services	support@ndl.gov.in
6	Contents and Copyright Issues	Queries related to content curation and copyright issues	content@ndl.gov.in
7	National Digital Library of India Club (NDLI Club)	Queries related to NDLI Club formation, support, user awareness program, seminar/symposium, collaboration, social media, promotion, and outreach	clubsupport@ndl.gov.in
8	Digital Preservation Centre (DPC)	Assistance with digitizing and archiving copyright-free printed books	dpc@ndl.gov.in
9	IDR Setup or Support	Queries related to establishment and support of Institutional Digital Repository (IDR) and IDR workshops	idr@ndl.gov.in