NDLI: Real-time turbo decoding of block turbo codes using the Hartmann-Nazarov algorithm on the DSP Texas TMS320C6201

Content Provider	IEEE Xplore Digital Library
Author	Goalic, A. Cavalec-Amis, K. Kerbaol, V.
Copyright Year	2002
Description	Author affiliation: Departement Signal et Commun., ENST de Bretagne, Brest, France (Goalic, A.; Cavalec-Amis, K.; Kerbaol, V.)
Abstract	Product codes were introduced in 1954 by Elias and consist of a serial concatenation of two linear block codes with an uniform interleaver. The coding process only uses two linear block codes and creates a matrix in which both columns and rows are codewords. The decoding process can use different algorithms. After first implementing the Chase algorithm, we present another decoding process including the Hartmann-Nazarov (1976, 1998) algorithm and the fast Hadamard transform (FHT). This algorithm uses a symbol-by-symbol decoding rather than a whole word decoding. The decoding process is implemented on the fixed point DSP TMS320C6201. It communicates, via the RTDX link, with the coder, written in C++ language and running on the PC. The Hartmann-Nazarov algorithm exhibits better performance on the Rayleigh channel. A first evaluation of the bit rates gives us a value close to 500 kbits/s on the DSP clocked at 250 MHz.
Starting Page	1716
Ending Page	1720
File Size	300172
Page Count	5
File Format	PDF
ISBN	0780374002
DOI	10.1109/ICC.2002.997142
Language	English
Publisher	Institute of Electrical and Electronics Engineers, Inc. (IEEE)
Publisher Date	2002-04-28
Publisher Place	USA
Access Restriction	Subscribed
Rights Holder	Institute of Electrical and Electronics Engineers, Inc. (IEEE)
Subject Keyword	Turbo codes Product codes Digital signal processing Block codes Iterative decoding Redundancy Rayleigh channels Bit rate Clocks Bit error rate
Content Type	Text
Resource Type	Article

Sl.	Authority	Responsibilities	Communication Details
1	Ministry of Education (GoI), Department of Higher Education	Sanctioning Authority	https://www.education.gov.in/ict-initiatives
2	Indian Institute of Technology Kharagpur	Host Institute of the Project: The host institute of the project is responsible for providing infrastructure support and hosting the project	https://www.iitkgp.ac.in
3	National Digital Library of India Office, Indian Institute of Technology Kharagpur	The administrative and infrastructural headquarters of the project	Dr. B. Sutradhar bsutra@ndl.gov.in
4	Project PI / Joint PI	Principal Investigator and Joint Principal Investigators of the project	Dr. B. Sutradhar bsutra@ndl.gov.in Prof. Saswat Chakrabarti will be added soon
5	Website/Portal (Helpdesk)	Queries regarding NDLI and its services	support@ndl.gov.in
6	Contents and Copyright Issues	Queries related to content curation and copyright issues	content@ndl.gov.in
7	National Digital Library of India Club (NDLI Club)	Queries related to NDLI Club formation, support, user awareness program, seminar/symposium, collaboration, social media, promotion, and outreach	clubsupport@ndl.gov.in
8	Digital Preservation Centre (DPC)	Assistance with digitizing and archiving copyright-free printed books	dpc@ndl.gov.in
9	IDR Setup or Support	Queries related to establishment and support of Institutional Digital Repository (IDR) and IDR workshops	idr@ndl.gov.in