NDLI: A VLSI chip set for burst and fast ATM switching

Content Provider	IEEE Xplore Digital Library
Author	Fried, J.
Copyright Year	1989
Description	Author affiliation: MIT, Cambridge, MA, USA (Fried, J.)
Abstract	An architecture is presented for a family of small switches using three custom chip types. It is shown how the use of a few specialized very large-scale integration (VLSI) circuits in a shared-memory context can speed operations on shared data structures by a factor of 20 or more. One of these is a locking circuit based on a fast content-addressable memory. Two others are small-area synchronous first in, first out (FIFO) circuits and counters that work within a read-modify-write memory cycle. These circuits are integrated into a memory controller chip. It is also shown how the provision of a few extra features in the programming model of a VLSI microprocessor can allow paradigms common to the development of parallel algorithms to be used in the distributed domain. A design for a VLSI microprocessor called a switching processor provides enough power to handle proposed fast switching techniques such as burst switching in real time. In addition, it is shown how VLSI circuit techniques can be used to reduce the area and power needed to interface these switching processors to real-world telephones and data terminals; these circuits have been incorporated in a single-chip port concentrator with over 50 K transistors.<>
Starting Page	128
Ending Page	135
File Size	639546
Page Count	8
File Format	PDF
DOI	10.1109/ICC.1989.49681
Language	English
Publisher	Institute of Electrical and Electronics Engineers, Inc. (IEEE)
Publisher Date	1989-06-11
Publisher Place	USA
Access Restriction	Subscribed
Rights Holder	Institute of Electrical and Electronics Engineers, Inc. (IEEE)
Subject Keyword	Very large scale integration Asynchronous transfer mode Microprocessors Switches Large scale integration Data structures Counting circuits Parallel programming Parallel algorithms Burst switching
Content Type	Text
Resource Type	Article

Sl.	Authority	Responsibilities	Communication Details
1	Ministry of Education (GoI), Department of Higher Education	Sanctioning Authority	https://www.education.gov.in/ict-initiatives
2	Indian Institute of Technology Kharagpur	Host Institute of the Project: The host institute of the project is responsible for providing infrastructure support and hosting the project	https://www.iitkgp.ac.in
3	National Digital Library of India Office, Indian Institute of Technology Kharagpur	The administrative and infrastructural headquarters of the project	Dr. B. Sutradhar bsutra@ndl.gov.in
4	Project PI / Joint PI	Principal Investigator and Joint Principal Investigators of the project	Dr. B. Sutradhar bsutra@ndl.gov.in Prof. Saswat Chakrabarti will be added soon
5	Website/Portal (Helpdesk)	Queries regarding NDLI and its services	support@ndl.gov.in
6	Contents and Copyright Issues	Queries related to content curation and copyright issues	content@ndl.gov.in
7	National Digital Library of India Club (NDLI Club)	Queries related to NDLI Club formation, support, user awareness program, seminar/symposium, collaboration, social media, promotion, and outreach	clubsupport@ndl.gov.in
8	Digital Preservation Centre (DPC)	Assistance with digitizing and archiving copyright-free printed books	dpc@ndl.gov.in
9	IDR Setup or Support	Queries related to establishment and support of Institutional Digital Repository (IDR) and IDR workshops	idr@ndl.gov.in