NDLI: A new approach to a wide screen signalling decoder

Content Provider	IEEE Xplore Digital Library
Author	Tichelaar, H.J.Y.
Copyright Year	1994
Description	Author affiliation: Philips Res. Lab., Eindhoven, Netherlands (Tichelaar, H.J.Y.)
Abstract	Describes a new concept of a wide screen signalling decoder. Wide screen signalling (WSS) is used in 625-line television systems to transfer status information concerning the actual content of the signal to a television receiver. It is transmitted once per frame in the first half of line 23 of a composite video baseband signal (CVBS). The WSS signal contains a run-in, start-code and biphase code modulated data. The main energy of the WSS signal is in the lower video spectral domain. Although the design of the signal is based on a 5 MHz clock, the new decoder concept differs from conventional ones in that it does not use the run-in for a PLL to gain acquisition and lock, it does not use the start-code to detect WSS in line 23 and it does not establish a measure of data reliability by checking on biphase code violations. The new decoder concept does use the tail of the run-in and start-code for timing estimation, it does perform biphase code demodulation of the biphase encoded data and the data reliability is estimated by comparing the data samples with a threshold level. This threshold is determined by a measure of rms disturbance. A measure of data reliability is used to determine whether there is WSS in line 23 or not. Simulations and measurements have shown that this new concept of a WSS decoder is very robust to multiple transmission impairments which are encountered in a television channel (terrestrial, cable and satellite). This new concept WSS decoder performs quite well even when a VHS or SVHS consumer type video recorder (VCR) is used for recording and replay of the signal.
Starting Page	229
Ending Page	237
File Size	727470
Page Count	9
File Format	PDF
DOI	10.1109/SCVT.1994.574170
Language	English
Publisher	Institute of Electrical and Electronics Engineers, Inc. (IEEE)
Publisher Date	1994-11-02
Publisher Place	Belgium
Access Restriction	Subscribed
Rights Holder	Institute of Electrical and Electronics Engineers, Inc. (IEEE)
Subject Keyword	Decoding Video recording TV receivers Baseband Modulation coding Signal design Clocks Phase locked loops Gain measurement Tail
Content Type	Text
Resource Type	Article

Sl.	Authority	Responsibilities	Communication Details
1	Ministry of Education (GoI), Department of Higher Education	Sanctioning Authority	https://www.education.gov.in/ict-initiatives
2	Indian Institute of Technology Kharagpur	Host Institute of the Project: The host institute of the project is responsible for providing infrastructure support and hosting the project	https://www.iitkgp.ac.in
3	National Digital Library of India Office, Indian Institute of Technology Kharagpur	The administrative and infrastructural headquarters of the project	Dr. B. Sutradhar bsutra@ndl.gov.in
4	Project PI / Joint PI	Principal Investigator and Joint Principal Investigators of the project	Dr. B. Sutradhar bsutra@ndl.gov.in Prof. Saswat Chakrabarti will be added soon
5	Website/Portal (Helpdesk)	Queries regarding NDLI and its services	support@ndl.gov.in
6	Contents and Copyright Issues	Queries related to content curation and copyright issues	content@ndl.gov.in
7	National Digital Library of India Club (NDLI Club)	Queries related to NDLI Club formation, support, user awareness program, seminar/symposium, collaboration, social media, promotion, and outreach	clubsupport@ndl.gov.in
8	Digital Preservation Centre (DPC)	Assistance with digitizing and archiving copyright-free printed books	dpc@ndl.gov.in
9	IDR Setup or Support	Queries related to establishment and support of Institutional Digital Repository (IDR) and IDR workshops	idr@ndl.gov.in

New IC for Sound Multiplex Decoder

Integrated video interface technology

A new address decoder using digital MSK demodulation technique for the HD-DVD system

A new 5 V IF PLL for VIF-/SIF-signal detection in TV sets and VTR's

Interval modulation coding

A New Teletext Decoder With Advanced OSD Features For Wide-screen T

Novel system clock generation from a modulated signal

Digital decoder chipset for improved wide-screen TV receivers

Design and Analysis Of Clock Recovery System For Digital Vcr From Baseband EFM Transmission With Charge Pump PLL

A new approach to a wide screen signalling decoder

Similar Documents

New IC for Sound Multiplex Decoder

Integrated video interface technology

A new address decoder using digital MSK demodulation technique for the HD-DVD system

A new 5 V IF PLL for VIF-/SIF-signal detection in TV sets and VTR's

Interval modulation coding

A New Teletext Decoder With Advanced OSD Features For Wide-screen T

Novel system clock generation from a modulated signal

Digital decoder chipset for improved wide-screen TV receivers

Design and Analysis Of Clock Recovery System For Digital Vcr From Baseband EFM Transmission With Charge Pump PLL

A new approach to a wide screen signalling decoder