NDLI: A novel DDS array structure with low phase noise and spurs

Content Provider	IEEE Xplore Digital Library
Author	Yuanwang Yang Jingye Cai Lianfu Liu
Copyright Year	2011
Description	Author affiliation: UESTC, Chengdu 611731 China (Yuanwang Yang; Jingye Cai; Lianfu Liu)
Abstract	Spurious frequencies (spurs) resulting from phase truncation are one of the main spectrum purity issues for direct digital synthesizers (DDS). The standard approach in DDS design consists of truncating the phase word output from the phase accumulator in order to minimize the size of the lookup table. This process generates spurs and degrades the quality of signals at the output of a DDS. The truncation spur can be converted into noise throughout the available bandwidth by adding a pseudo-random sequence to the output of phase accumulator. In principle, since the noise generated by different pseudo-random sequence is quasi-uncorrelated, the combined output noise of multiple channel of dither DDSs will decrease due to their uncorrelated property. In this paper, a novel DDSs array structure on method of combine the output of multiple dithering DDS channels is proposed. First, the paper discusses the methods to suppress the truncation spurs and uncorrelated noise by using phase dithering and parallel DDSs; next, methods for eliminating the truncation spur by combining the output of multiple dithering DDS channels are analyzed to help generate spur-free outputs with low phase noise. Simulation results using MATLAB show that the novel structure can eliminate the truncation spurs without increasing the phase noise.
Starting Page	302
Ending Page	306
File Size	1325130
Page Count	5
File Format	PDF
ISBN	9781612843063
e-ISBN	9781612843070
DOI	10.1109/ICCT.2011.6157884
Language	English
Publisher	Institute of Electrical and Electronics Engineers, Inc. (IEEE)
Publisher Date	2011-09-25
Publisher Place	China
Access Restriction	Subscribed
Rights Holder	Institute of Electrical and Electronics Engineers, Inc. (IEEE)
Subject Keyword	Frequency synthesizers Field programmable gate arrays Phase dithering DDS Lookup table Spur
Content Type	Text
Resource Type	Article

Sl.	Authority	Responsibilities	Communication Details
1	Ministry of Education (GoI), Department of Higher Education	Sanctioning Authority	https://www.education.gov.in/ict-initiatives
2	Indian Institute of Technology Kharagpur	Host Institute of the Project: The host institute of the project is responsible for providing infrastructure support and hosting the project	https://www.iitkgp.ac.in
3	National Digital Library of India Office, Indian Institute of Technology Kharagpur	The administrative and infrastructural headquarters of the project	Dr. B. Sutradhar bsutra@ndl.gov.in
4	Project PI / Joint PI	Principal Investigator and Joint Principal Investigators of the project	Dr. B. Sutradhar bsutra@ndl.gov.in Prof. Saswat Chakrabarti will be added soon
5	Website/Portal (Helpdesk)	Queries regarding NDLI and its services	support@ndl.gov.in
6	Contents and Copyright Issues	Queries related to content curation and copyright issues	content@ndl.gov.in
7	National Digital Library of India Club (NDLI Club)	Queries related to NDLI Club formation, support, user awareness program, seminar/symposium, collaboration, social media, promotion, and outreach	clubsupport@ndl.gov.in
8	Digital Preservation Centre (DPC)	Assistance with digitizing and archiving copyright-free printed books	dpc@ndl.gov.in
9	IDR Setup or Support	Queries related to establishment and support of Institutional Digital Repository (IDR) and IDR workshops	idr@ndl.gov.in