NDLI: A novel IF channel selection technique by analog-double quadrature sampling for complex low-IF receivers

Content Provider	IEEE Xplore Digital Library
Author	Pui-In Mak Seng-Pan U. Martins, R.P.
Copyright Year	2003
Description	Author affiliation: Fac. of Sci. & Technol., Macau Univ., China (Pui-In Mak; Seng-Pan U)
Abstract	This paper presents a novel IF channel selection technique for complex low-IF receivers. By utilizing the frequency-shifting characteristic of analog-double quadrature sampling (A-DQS), and setting the IF equal to half of the channel bandwidth, the desired channel and its image are neighbors and they can be selected to the baseband through simple control. Thus, the channel selection original performed by the front-end integer-N PLL frequency synthesizer can be partitioned to the A-DQS in the IF. The benefits of this partitioning channel selection method are 1) the step-size of the integer-N PLL frequency synthesizer can be doubled to two channels bandwidth in order to maintain low phase noise and fast settling time in very low-IF operation, 2) the locking position of the local oscillator in the entire frequency band is halved, since the frequency synthesizer only performs the frequency down-conversion of every two channels to the IF. Such technique is especially efficient in wireless receivers for 2.4 GHz 802.11b WLANs or Bluetooth that employ frequency-hopping to capture the signals.
Sponsorship	China Inst. Commun. (CIC) Chinese Inst. Electron. (CIE)
Starting Page	1238
Ending Page	1241
File Size	363463
Page Count	4
File Format	PDF
ISBN	7563506861
DOI	10.1109/ICCT.2003.1209754
Language	English
Publisher	Institute of Electrical and Electronics Engineers, Inc. (IEEE)
Publisher Date	2003-04-09
Publisher Place	China
Access Restriction	Subscribed
Rights Holder	China Institute of Communications(CIC)
Subject Keyword	Sampling methods Frequency synthesizers Topology Image sampling Bandwidth Phase locked loops Baseband Local oscillators Paper technology Phase noise
Content Type	Text
Resource Type	Article

Sl.	Authority	Responsibilities	Communication Details
1	Ministry of Education (GoI), Department of Higher Education	Sanctioning Authority	https://www.education.gov.in/ict-initiatives
2	Indian Institute of Technology Kharagpur	Host Institute of the Project: The host institute of the project is responsible for providing infrastructure support and hosting the project	https://www.iitkgp.ac.in
3	National Digital Library of India Office, Indian Institute of Technology Kharagpur	The administrative and infrastructural headquarters of the project	Dr. B. Sutradhar bsutra@ndl.gov.in
4	Project PI / Joint PI	Principal Investigator and Joint Principal Investigators of the project	Dr. B. Sutradhar bsutra@ndl.gov.in Prof. Saswat Chakrabarti will be added soon
5	Website/Portal (Helpdesk)	Queries regarding NDLI and its services	support@ndl.gov.in
6	Contents and Copyright Issues	Queries related to content curation and copyright issues	content@ndl.gov.in
7	National Digital Library of India Club (NDLI Club)	Queries related to NDLI Club formation, support, user awareness program, seminar/symposium, collaboration, social media, promotion, and outreach	clubsupport@ndl.gov.in
8	Digital Preservation Centre (DPC)	Assistance with digitizing and archiving copyright-free printed books	dpc@ndl.gov.in
9	IDR Setup or Support	Queries related to establishment and support of Institutional Digital Repository (IDR) and IDR workshops	idr@ndl.gov.in

Enhanced channel selection using digital low-IF in Weaver receiver architecture

A quadrature sampling scheme with improved image rejection for complex-IF receivers

Two-step channel selection-a novel technique for reconfigurable multistandard transceiver front-ends

PLL-based fractional-N frequency synthesizers

A low-if/zero-if reconfigurable receiver with two-step channel selection technique for multi-standard applications.

Two-step channel selection technique by programmable digital-double quadrature sampling for complex low-IF receivers

Bandwidth extension of low noise fractional-N synthesizers

A 60-GHz sub-sampling frequency synthesizer using sub-harmonic injection-locked quadrature oscillators

Fast Settling and Low Phase Noise Synthesizer and VCO Design

A novel IF channel selection technique by analog-double quadrature sampling for complex low-IF receivers

Similar Documents

Enhanced channel selection using digital low-IF in Weaver receiver architecture

A quadrature sampling scheme with improved image rejection for complex-IF receivers

Two-step channel selection-a novel technique for reconfigurable multistandard transceiver front-ends

PLL-based fractional-N frequency synthesizers

A low-if/zero-if reconfigurable receiver with two-step channel selection technique for multi-standard applications.

Two-step channel selection technique by programmable digital-double quadrature sampling for complex low-IF receivers

Bandwidth extension of low noise fractional-N synthesizers

A 60-GHz sub-sampling frequency synthesizer using sub-harmonic injection-locked quadrature oscillators

Fast Settling and Low Phase Noise Synthesizer and VCO Design

A novel IF channel selection technique by analog-double quadrature sampling for complex low-IF receivers