NDLI: Byzantine Anomaly Testing for Charm++: Providing Fault Tolerance and Survivability for Charm++ Empowered Clusters

Content Provider	IEEE Xplore Digital Library
Author	Mogilevsky, D. Koenig, G.A. Yurcik, W.
Copyright Year	2006
Description	Author affiliation: Dept. of Comput. Sci., Illinois Univ., Urbana, IL (Mogilevsky, D.; Koenig, G.A.)
Abstract	Recently shifts in high-performance computing have increased the use of clusters built around cheap commodity processors. A typical cluster consists of individual nodes, containing one or several processors, connected together with a high-bandwidth, low-latency interconnect. There are many benefits to using clusters for computation, but also some drawbacks, including a tendency to exhibit low Mean Time To Failure (MTTF) due to the sheer number of components involved. Recently, a number of fault-tolerance techniques have been proposed and developed to mitigate the inherent unreliability of clusters. These techniques, however, fail to address the issue of detecting non-obvious faults, particularly Byzantine faults. At present, effectively detecting Byzantine faults is an open problem. We describe the operation of ByzwATCh, a module for run-time detecting Byzantine hardware errors as part of the Charm++ parallel programming framework
Sponsorship	IEEE Comput. Soc. Tech. Comm. on Scalable Comput
Starting Page	30
Ending Page	30
File Size	296536
Page Count	1
File Format	PDF
ISBN	0769525857
DOI	10.1109/CCGRID.2006.1630925
Language	English
Publisher	Institute of Electrical and Electronics Engineers, Inc. (IEEE)
Publisher Date	2006-05-16
Publisher Place	Singapore
Access Restriction	Subscribed
Rights Holder	Institute of Electrical and Electronics Engineers, Inc. (IEEE)
Subject Keyword	Testing Fault tolerance Fault detection Hardware Geophysics computing Computer science Application software Runtime Parallel programming Computer architecture
Content Type	Text
Resource Type	Article

Sl.	Authority	Responsibilities	Communication Details
1	Ministry of Education (GoI), Department of Higher Education	Sanctioning Authority	https://www.education.gov.in/ict-initiatives
2	Indian Institute of Technology Kharagpur	Host Institute of the Project: The host institute of the project is responsible for providing infrastructure support and hosting the project	https://www.iitkgp.ac.in
3	National Digital Library of India Office, Indian Institute of Technology Kharagpur	The administrative and infrastructural headquarters of the project	Dr. B. Sutradhar bsutra@ndl.gov.in
4	Project PI / Joint PI	Principal Investigator and Joint Principal Investigators of the project	Dr. B. Sutradhar bsutra@ndl.gov.in Prof. Saswat Chakrabarti will be added soon
5	Website/Portal (Helpdesk)	Queries regarding NDLI and its services	support@ndl.gov.in
6	Contents and Copyright Issues	Queries related to content curation and copyright issues	content@ndl.gov.in
7	National Digital Library of India Club (NDLI Club)	Queries related to NDLI Club formation, support, user awareness program, seminar/symposium, collaboration, social media, promotion, and outreach	clubsupport@ndl.gov.in
8	Digital Preservation Centre (DPC)	Assistance with digitizing and archiving copyright-free printed books	dpc@ndl.gov.in
9	IDR Setup or Support	Queries related to establishment and support of Institutional Digital Repository (IDR) and IDR workshops	idr@ndl.gov.in

Byzantine anomaly testing for charm++: providing fault tolerance and survivability for charm++ empowered clusters (2006).

Error detection mechanisms for massively parallel multiprocessors

Architectural level support for dynamic reconfiguration and fault tolerance in component-based distributed software

Algorithm-based fault-tolerant programming in scientific computation on multiprocessors

A uniform approach to software and hardware fault tolerance

A flexible software architecture for high availability computing

A foundation for adaptive fault tolerance in software

FTC-Charm++: an in-memory checkpoint-based fault tolerant runtime for Charm++ and MPI

An architecture for modular hardware and software fault tolerance in critical real time applications

Byzantine Anomaly Testing for Charm++: Providing Fault Tolerance and Survivability for Charm++ Empowered Clusters

Similar Documents

Byzantine anomaly testing for charm++: providing fault tolerance and survivability for charm++ empowered clusters (2006).

Error detection mechanisms for massively parallel multiprocessors

Architectural level support for dynamic reconfiguration and fault tolerance in component-based distributed software

Algorithm-based fault-tolerant programming in scientific computation on multiprocessors

A uniform approach to software and hardware fault tolerance

A flexible software architecture for high availability computing

A foundation for adaptive fault tolerance in software

FTC-Charm++: an in-memory checkpoint-based fault tolerant runtime for Charm++ and MPI

An architecture for modular hardware and software fault tolerance in critical real time applications

Byzantine Anomaly Testing for Charm++: Providing Fault Tolerance and Survivability for Charm++ Empowered Clusters