NDLI: Adaptive prefetching technique for shared virtual memory

Content Provider	IEEE Xplore Digital Library
Author	Sang-Kwon Lee Hee-Chul Yun Joonwon Lee Seungyoul Maeng
Copyright Year	2001
Description	Author affiliation: Comput. Archit. Lab., Korea Adv. Inst. of Sci. & Technol., Seoul, South Korea (Sang-Kwon Lee)
Abstract	Though shared virtual memory (SVM) systems promise low cost solutions for high performance computing, they suffer from long memory latencies. These latencies are usually caused by repetitive invalidation on shared data. Since shared data are accessed through synchronizations and the patterns by which threads synchronize are repetitive, a prefetching scheme based on such repetitiveness would reduce memory latencies. Based on this observation, we propose a prefetching technique which predicts future access behavior by analyzing access history per synchronization variable. Our technique was evaluated on an 8-node SVM system using the SPLASH-2 benchmark. The results show that our technique could achieve 34%-45% reduction in memory access latencies.
Sponsorship	IEEE Comput. Soc.
Starting Page	521
Ending Page	526
File Size	546364
Page Count	6
File Format	PDF
ISBN	0769510108
DOI	10.1109/CCGRID.2001.923237
Language	English
Publisher	Institute of Electrical and Electronics Engineers, Inc. (IEEE)
Publisher Date	2001-05-15
Publisher Place	Australia
Access Restriction	Subscribed
Rights Holder	Institute of Electrical and Electronics Engineers, Inc. (IEEE)
Subject Keyword	Prefetching Delay Support vector machines Linux Laboratories Costs Yarn History Radio access networks Protocols
Content Type	Text
Resource Type	Article

Sl.	Authority	Responsibilities	Communication Details
1	Ministry of Education (GoI), Department of Higher Education	Sanctioning Authority	https://www.education.gov.in/ict-initiatives
2	Indian Institute of Technology Kharagpur	Host Institute of the Project: The host institute of the project is responsible for providing infrastructure support and hosting the project	https://www.iitkgp.ac.in
3	National Digital Library of India Office, Indian Institute of Technology Kharagpur	The administrative and infrastructural headquarters of the project	Dr. B. Sutradhar bsutra@ndl.gov.in
4	Project PI / Joint PI	Principal Investigator and Joint Principal Investigators of the project	Dr. B. Sutradhar bsutra@ndl.gov.in Prof. Saswat Chakrabarti will be added soon
5	Website/Portal (Helpdesk)	Queries regarding NDLI and its services	support@ndl.gov.in
6	Contents and Copyright Issues	Queries related to content curation and copyright issues	content@ndl.gov.in
7	National Digital Library of India Club (NDLI Club)	Queries related to NDLI Club formation, support, user awareness program, seminar/symposium, collaboration, social media, promotion, and outreach	clubsupport@ndl.gov.in
8	Digital Preservation Centre (DPC)	Assistance with digitizing and archiving copyright-free printed books	dpc@ndl.gov.in
9	IDR Setup or Support	Queries related to establishment and support of Institutional Digital Repository (IDR) and IDR workshops	idr@ndl.gov.in

Adaptive prefetching technique for shared virtual memory.

Path-Analytic Distributed Object Prefetching

Characterizing parallel workloads to reduce multiple writer overhead in shared virtual memory systems

Distance-adaptive update protocols for scalable shared-memory multiprocessors

Update-based cache coherence protocols for scalable shared-memory multiprocessors

Multiple Vs Wide Shared Bus Multiprocessors

A shared virtual memory network with fast remote direct memory access and message passing

Cache Refill/Access Decoupling for Vector Machines

Adaptive Two-level Thread Management for Fast MPI Execution on Shared Memory Machines

Adaptive prefetching technique for shared virtual memory

Similar Documents

Adaptive prefetching technique for shared virtual memory.

Path-Analytic Distributed Object Prefetching

Characterizing parallel workloads to reduce multiple writer overhead in shared virtual memory systems

Distance-adaptive update protocols for scalable shared-memory multiprocessors

Update-based cache coherence protocols for scalable shared-memory multiprocessors

Multiple Vs Wide Shared Bus Multiprocessors

A shared virtual memory network with fast remote direct memory access and message passing

Cache Refill/Access Decoupling for Vector Machines

Adaptive Two-level Thread Management for Fast MPI Execution on Shared Memory Machines

Adaptive prefetching technique for shared virtual memory