NDLI: Algorithms and VLSI implementation for block-matching motion estimation

Content Provider	IEEE Xplore Digital Library
Author	Liou, M.L.
Copyright Year	1994
Description	Author affiliation: Dept. of Electr. & Electron. Eng., Hong Kong Univ., Hong Kong (Liou, M.L.)
Abstract	Motion estimation is the most computationally intensive component of a video coding algorithm. It could consume as much as 75% of the total processing power of a video codec. Although various international video coding standards have adopted the block-matching approach for motion estimation, a designer can still have the freedom to choose a specific technique to find the motion vectors. Consequently, numerous techniques ranging from full search to simple fast search algorithms have been proposed and some of them have been implemented in VLSI chips. It should be emphasized that one of the most important requirements for an effective motion estimation algorithm is its ability to perform in real-time. The choice of a specific algorithm for implementation, however, depends very much on the intended application as well as the trade-offs between the desired performance and affordable complexity. In this paper, we first discuss what are the essential ingredients for an effective block-matching motion estimation, then briefly, describe what is the status of current technology, and finally, present some new activities in this vital area of research.
Starting Page	530
Ending Page	531
File Size	196971
Page Count	2
File Format	PDF
ISBN	0780324404
DOI	10.1109/APCCAS.1994.514606
Language	English
Publisher	Institute of Electrical and Electronics Engineers, Inc. (IEEE)
Publisher Date	1994-12-05
Access Restriction	Subscribed
Rights Holder	Institute of Electrical and Electronics Engineers, Inc. (IEEE)
Subject Keyword	Very large scale integration Motion estimation Circuits Video compression Video codecs Costs Network address translation Telecommunications Predictive coding
Content Type	Text
Resource Type	Article

Sl.	Authority	Responsibilities	Communication Details
1	Ministry of Education (GoI), Department of Higher Education	Sanctioning Authority	https://www.education.gov.in/ict-initiatives
2	Indian Institute of Technology Kharagpur	Host Institute of the Project: The host institute of the project is responsible for providing infrastructure support and hosting the project	https://www.iitkgp.ac.in
3	National Digital Library of India Office, Indian Institute of Technology Kharagpur	The administrative and infrastructural headquarters of the project	Dr. B. Sutradhar bsutra@ndl.gov.in
4	Project PI / Joint PI	Principal Investigator and Joint Principal Investigators of the project	Dr. B. Sutradhar bsutra@ndl.gov.in Prof. Saswat Chakrabarti will be added soon
5	Website/Portal (Helpdesk)	Queries regarding NDLI and its services	support@ndl.gov.in
6	Contents and Copyright Issues	Queries related to content curation and copyright issues	content@ndl.gov.in
7	National Digital Library of India Club (NDLI Club)	Queries related to NDLI Club formation, support, user awareness program, seminar/symposium, collaboration, social media, promotion, and outreach	clubsupport@ndl.gov.in
8	Digital Preservation Centre (DPC)	Assistance with digitizing and archiving copyright-free printed books	dpc@ndl.gov.in
9	IDR Setup or Support	Queries related to establishment and support of Institutional Digital Repository (IDR) and IDR workshops	idr@ndl.gov.in

Architectures for VLSI implementation movement-compensated video processors

VLSI architectures for hierarchical block matching algorithms

VLSI-based parallel architecture for block-matching motion estimation in low bit-rate video coding

A Low-Cost VLSI Implementation for VLC

A flexible VLSI architecture for full-search block-matching motion-vector estimation

VLSI Implementation of a DPCM Compression Algorithm for Digital TV

An efficient and reconfigurable VLSI architecture for different block matching motion estimation algorithms

VLSI implementation of a pel-by-pel motion estimator

Motion Estimation Architecture For Video Compression

Algorithms and VLSI implementation for block-matching motion estimation

Similar Documents

Architectures for VLSI implementation movement-compensated video processors

VLSI architectures for hierarchical block matching algorithms

VLSI-based parallel architecture for block-matching motion estimation in low bit-rate video coding

A Low-Cost VLSI Implementation for VLC

A flexible VLSI architecture for full-search block-matching motion-vector estimation

VLSI Implementation of a DPCM Compression Algorithm for Digital TV

An efficient and reconfigurable VLSI architecture for different block matching motion estimation algorithms

VLSI implementation of a pel-by-pel motion estimator

Motion Estimation Architecture For Video Compression

Algorithms and VLSI implementation for block-matching motion estimation