NDLI: A genetic gate matrix layout algorithm (CMOS circuits)

Content Provider	IEEE Xplore Digital Library
Author	Kotliar, M. Tabtieng, T.
Copyright Year	1992
Description	Author affiliation: Dept. of Electr. Eng., Tufts Univ., Medford, MA, USA (Kotliar, M.)
Abstract	The authors describe a novel approach for generating a gate matrix style layout. They present a genetic algorithm for determining the order of the polysilicon columns in the layout, which is the first step in generating a gate matrix style layout. The algorithm operates on a set of solutions and produces new solutions through the application of three genetic operators: crossover, mutation, and inversion. These operators search the solution space by combining partial solutions from the current set of solutions and by modifying the current set of solutions. By combining partial solutions to generate new ones, this method has the ability to find compact layouts for circuits that contain repeated structures. The algorithm was tested on several standard circuits and produced results as good as, or superior to, other published results.<>
Starting Page	2252
Ending Page	2255
File Size	329921
Page Count	4
File Format	PDF
ISBN	0780305930
DOI	10.1109/ISCAS.1992.230511
Language	English
Publisher	Institute of Electrical and Electronics Engineers, Inc. (IEEE)
Publisher Date	1992-05-10
Access Restriction	Subscribed
Rights Holder	Institute of Electrical and Electronics Engineers, Inc. (IEEE)
Subject Keyword	Genetic algorithms Wiring Circuit testing Standards publication MOSFETs Wires Genetic mutations Standards development Simulated annealing Parasitic capacitance
Content Type	Text
Resource Type	Article

Sl.	Authority	Responsibilities	Communication Details
1	Ministry of Education (GoI), Department of Higher Education	Sanctioning Authority	https://www.education.gov.in/ict-initiatives
2	Indian Institute of Technology Kharagpur	Host Institute of the Project: The host institute of the project is responsible for providing infrastructure support and hosting the project	https://www.iitkgp.ac.in
3	National Digital Library of India Office, Indian Institute of Technology Kharagpur	The administrative and infrastructural headquarters of the project	Dr. B. Sutradhar bsutra@ndl.gov.in
4	Project PI / Joint PI	Principal Investigator and Joint Principal Investigators of the project	Dr. B. Sutradhar bsutra@ndl.gov.in Prof. Saswat Chakrabarti will be added soon
5	Website/Portal (Helpdesk)	Queries regarding NDLI and its services	support@ndl.gov.in
6	Contents and Copyright Issues	Queries related to content curation and copyright issues	content@ndl.gov.in
7	National Digital Library of India Club (NDLI Club)	Queries related to NDLI Club formation, support, user awareness program, seminar/symposium, collaboration, social media, promotion, and outreach	clubsupport@ndl.gov.in
8	Digital Preservation Centre (DPC)	Assistance with digitizing and archiving copyright-free printed books	dpc@ndl.gov.in
9	IDR Setup or Support	Queries related to establishment and support of Institutional Digital Repository (IDR) and IDR workshops	idr@ndl.gov.in

Influence of wiring parasitics on CMOS logic gates

Performance Aspects of Gate Matrix Layout

A constraint-based placement refinement method for CMOS analog cell layout

A synthesis algorithm for orthogonally structured gate matrix layouts

Automatic layout of custom analog cells in ANAGRAM

Fast FPGA placement algorithm using Quantum Genetic Algorithm with Simulated Annealing

GMLearn: an iterative learning algorithm for CMOS gate matrix layout

A grouping heuristic algorithm for gate matrix layout

Layout generation algorithm for CMOS analog IC cells

A genetic gate matrix layout algorithm (CMOS circuits)

Similar Documents

Influence of wiring parasitics on CMOS logic gates

Performance Aspects of Gate Matrix Layout

A constraint-based placement refinement method for CMOS analog cell layout

A synthesis algorithm for orthogonally structured gate matrix layouts

Automatic layout of custom analog cells in ANAGRAM

Fast FPGA placement algorithm using Quantum Genetic Algorithm with Simulated Annealing

GMLearn: an iterative learning algorithm for CMOS gate matrix layout

A grouping heuristic algorithm for gate matrix layout

Layout generation algorithm for CMOS analog IC cells

A genetic gate matrix layout algorithm (CMOS circuits)