NDLI: A time-series processor for sonar mapping and novelty detection

Content Provider	IEEE Xplore Digital Library
Author	Horiuchi, T. Etienne-Cummings, R.
Copyright Year	2003
Description	Author affiliation: Electr. & Comput. Eng. Dept., Univ. of Maryland, College Park, MD, USA (Horiuchi, T.; Etienne-Cummings, R.)
Abstract	A time-series processor chip, intended for sonar mapping and novelty detection applications, has been designed, fabricated and tested. The chip, when coupled with a sonar bearing and range estimation unit, receives an image of the environment as a voltage waveform. The bearing of an object is given by the magnitude of the signal, while its range is given by its time following the transmission of the sonar 'ping'. The chip stores this voltage waveform in a bank of sample-and-hold (S/H) elements and compares it to a previously stored trace. Objects that move in either azimuth or range are immediately detected and reported. The chip contains 54 S/H elements that are triggered by an on-board timer. The change detector can detect motion in bearing and range of 10 degrees/s and 11 cm/s, respectively. The maximum range is approximately 5 m. Operating in the CMOS subthreshold region of operation, the novelty detection chip is designed for ultra-low power and micro-footprint smart surveillance systems. Implemented in a CMOS 0.5 um process, it consumes less than 20 uW @ 8 Hz repetition rate (and less than 6 uW quiescent) with a 3 V supply and occupies less than 0.3 sq. mm.
Sponsorship	IEEE Circuits & Syst. Soc Mahanakorn Univ. Technol
File Size	370188
File Format	PDF
ISBN	0780377613
DOI	10.1109/ISCAS.2003.1206358
Language	English
Publisher	Institute of Electrical and Electronics Engineers, Inc. (IEEE)
Publisher Date	2003-05-25
Publisher Place	Thailand
Access Restriction	Subscribed
Rights Holder	Institute of Electrical and Electronics Engineers, Inc. (IEEE)
Subject Keyword	Sonar detection Voltage Motion detection Sonar applications Testing Couplings Azimuth Object detection Detectors Surveillance
Content Type	Text
Resource Type	Article

Sl.	Authority	Responsibilities	Communication Details
1	Ministry of Education (GoI), Department of Higher Education	Sanctioning Authority	https://www.education.gov.in/ict-initiatives
2	Indian Institute of Technology Kharagpur	Host Institute of the Project: The host institute of the project is responsible for providing infrastructure support and hosting the project	https://www.iitkgp.ac.in
3	National Digital Library of India Office, Indian Institute of Technology Kharagpur	The administrative and infrastructural headquarters of the project	Dr. B. Sutradhar bsutra@ndl.gov.in
4	Project PI / Joint PI	Principal Investigator and Joint Principal Investigators of the project	Dr. B. Sutradhar bsutra@ndl.gov.in Prof. Saswat Chakrabarti will be added soon
5	Website/Portal (Helpdesk)	Queries regarding NDLI and its services	support@ndl.gov.in
6	Contents and Copyright Issues	Queries related to content curation and copyright issues	content@ndl.gov.in
7	National Digital Library of India Club (NDLI Club)	Queries related to NDLI Club formation, support, user awareness program, seminar/symposium, collaboration, social media, promotion, and outreach	clubsupport@ndl.gov.in
8	Digital Preservation Centre (DPC)	Assistance with digitizing and archiving copyright-free printed books	dpc@ndl.gov.in
9	IDR Setup or Support	Queries related to establishment and support of Institutional Digital Repository (IDR) and IDR workshops	idr@ndl.gov.in