NDLI: Fuzzy inference engine provides opportunity for testbed

Please wait, while we are loading the content...

2015 IEEE International Symposium on Circuits and Systems (ISCAS)

2014 IEEE International Symposium on Circuits and Systems (ISCAS)

2013 IEEE International Symposium on Circuits and Systems (ISCAS2013)

2012 IEEE International Conference on Circuits and Systems (ICCAS)

2012 IEEE International Symposium on Circuits and Systems

2011 IEEE International Symposium of Circuits and Systems (ISCAS)

Proceedings of 2010 IEEE International Symposium on Circuits and Systems

2009 IEEE International Symposium on Circuits and Systems

2008 IEEE International Symposium on Circuits and Systems

2007 IEEE International Symposium on Circuits and Systems

2006 IEEE International Symposium on Circuits and Systems

2005 IEEE International Symposium on Circuits and Systems

2004 IEEE International Symposium on Circuits and Systems (IEEE Cat. No.04CH37512)

Proceedings of the 2003 International Symposium on Circuits and Systems, 2003. ISCAS '03.

The IEEE International Symposium on Circuits and Systems, 2003. Tutorial Guide: ISCAS 2003.

2002 IEEE International Symposium on Circuits and Systems. Proceedings (Cat. No.02CH37353)

Volume 5 - 2002

Volume 4 - 2002

Volume 3 - 2002

Volume 2 - 2002

2002 IEEE International Symposium on Circuits and Systems. Proceedings (Cat. No.02CH37353)

Very-high-frequency lowpass filter based on a CMOS active inductor

A 10 MHz elliptic log-domain filter in a standard CMOS process

Low-power low-voltage class-AB linear OTA for HF filters with a large tuning range

A buffer based CMOS baseband chain for Bluetooth receiver

A CMOS 100 MHz continuous-time seventh order 0.05/spl deg/ equiripple linear phase leapfrog multiple loop feedback G/sub m/-C filter

Integrators using a single distributed RC element

Circuit transposition using signal-flow graphs

Why the terms 'current mode' and 'voltage mode' neither divide nor qualify circuits

Harmonic distortion in single-stage amplifiers

Positive feedback gain-enhancement techniques for amplifier design

Molecular-scale engineering for future electronics

Defect-tolerant molecular electronics

High-speed and low-power cellular non-linear networks using single-electron tunneling technology

Fast, exploration of /spl Delta//spl Sigma/ADC design space

Automated design of analog computational circuits using cell-based structure

Continuous-spectrum frequency-domain simulation of nonlinear systems

Generation of technology-portable flexible analog blocks

Evolution based automatic synthesis of analog integrated circuits

Motion pattern based video classification using support vector machines

Automatic time stamp extraction system for home videos

MPEG VBR video traffic classification using Bayesian and nearest neighbor classifiers

Extended Fisherface for face recognition from a single example image per person

Image segmentation through index images

Floating gate analog implementation of the additive soft-input soft-output decoding algorithm

Parallel VLSI architectures for a class of LDPC codes

Differential transimpedance amplifiers for communications systems based on common-gate topology

Bending loss analysis of TE and TM polarized fields in planar lightwave circuits

Wavelength shift analysis of TE and TM polarized fields in planar lightwave circuits

An efficient implementation of multi-layer perceptron on mesh architecture

A fast inner product processor implementation for multi-valued exponential bidirectional associative memories

Analog implementation of the SoftMax function

A neural particle discriminator based on a modified ART architecture

A new pseudo-bipolar-junction-transistor (PBJT) and its application in the design of retinal smoothing network

Heat transfer predictions of the Poisson noise model for nonlinear devices

Non-linear modeling of a broadband SLIC for ADSL-Lite-over-POTS using harmonic analysis

VCO behavioral modeling based on the nonlinear integral approach

Effects of open-loop nonlinearity on linearity of feedback amplifiers

Fuzzy inference engine provides opportunity for testbed

Temperature sensor applications of diode-connected MOS transistors

A CMOS interface for resistive bridge transducers

A smart single-chip micro-hotplate-based chemical sensor system in CMOS-technology

A CMOS photosensor test-chip for smoke detection applications

An on/off transient imager with event-driven, asynchronous read-out

Multiple channel active noise control system based on simultaneous equations methods

Optimal root cepstral analysis for speech recognition

Sinusoidal analysis-synthesis of audio using perceptual criteria

Fast and lossless implementation of the forward and inverse MDCT computation in MPEG audio coding

On the design and implementation of FIR and IIR digital filters with variable frequency characteristics

Using 2/sup nd/-order information to reduce average coefficient length in IIR filters

DOA estimation using two closely spaced microphones

Performance analysis of third-order nonlinear Wiener adaptive systems

Adaptive eigen-projection algorithms for 1-D and 2-D antenna arrays

Area-efficient voltage-feedback type CMOS companding integrator

A signal flow graph based design method for square-root domain circuits

1 V all-MOS /spl Sigma//spl Delta/ A/D converters in the log-domain

A square-root domain differentiator

A 290 nW, weak inversion, Gm-C biquad

Waveform relaxation operator and its spectra in circuit simulation under periodic excitation

Improving the convergence of combined Newton-Raphson and Gauss-Newton multilevel iteration method

Frequency domain wavelet method for high-speed circuit simulation

A simple and general method for detecting structural inconsistencies in large electrical networks

Consequence of coupled variables in the homotopic simulation of BJT circuits

Bi-level/full-color video combination for ubiquitous video communication

An intelligent IEEE 1394 hub architecture

Two-level hierarchical Z-Buffer for 3D graphics hardware

3D mesh compression using triangle fan structure

Error concealment of MPEG-2 AAC audio using modulo watermarks

Relative entropy-based methods for image thresholding

Implementation of a robust image registration algorithm on an ARM system-on-chip platform

High performance wavelet-based stereo image coding

A hierarchical combined feature and area-based stereo matching algorithm

Networked large-scale image sensing system using spatially-variant sampling smart image sensors

Flexible down-sampling using CIC filter with non-integer delay

Optimal over sampled chaotic map binary sequences for CDMA

Closed-form expression of Smith forms for pseudo-circulants

Unsupervised NN approach and PCA for background-foreground video segmentation

A fixed-point MPEG audio processor for low frequency-operation

A cost effective multimedia extension to ARM7 microprocessors

An UVLC encoder architecture for H.26L

An efficient architecture for two-dimensional inverse discrete wavelet transform

An efficient modeling codec architecture for binary shape coding

Color segmentation, histogramming and pattern matching chip

An adaptive visual tracking sensor with a hysteretic winner-take-all network

An APS with 2-D WTA selection employing adaptive spatial filtering, bad pixel elimination and false alarm reduction

An improved 2D optical flow sensor for motion segmentation

A CMOS imager with on-chip temporal filtering for motion pre-processing

A compact finite field processor over GF(2/sup m/) for elliptic curve cryptography

VLSI architecture of burst mode acceleration for 128-bit block ciphers

Evaluation of different Rijndael implementations for high end servers

A tamper resistant CMOS crypto-key generation unit

VLSI architecture design and implementation for TWOFISH block cipher

A hierarchical interface design methodology and models for SoC IP integration

Design space exploration methodologies for IP-based system-on-a-chip

Object-oriented design methodology applied to the modeling of USB device and bus interface layers

Overview of bus-based system-on-chip interconnections

A modified histogram approach for accurate self-characterization of analog-to-digital converters

SNR probability in time-interleaved ADCs with random channel mismatches

Stable single-bit noise-shaping quantizer based on data coding into optimized binary vectors

A technique for offset and gain mismatch cancellation in quadrature A/D converters

Active spatial filtering for A/D converters

On jitter due to delay cell mismatch in DLL-based clock multipliers

Use of a 90/spl deg/ phase shift detector and sampled-data loop filter in PLL

A 5.8-GHz quadrature cross-coupled oscillator

A linearly-tunable OTA-C sinusoidal oscillator for low-voltage applications

An inductive effect in CMOS conveyors and it's application to design of LC-oscillators

A low-voltage low-power fast-settling operational amplifier for use in high-speed high-resolution pipelined A/D converters

A 1.2 V rail-to-rail low-power opamp with replica amplifier gain enhancement

A low open-loop gain, high-PSRR, micropower CMOS amplifier for mixed-signal applications

A gain-enhanced two-stage fully-differential CMOS op amp with high unity-gain bandwidth

High efficiency broadband linear push-pull power amplifiers using linearity augmentation

Fragile speech watermarking for content integrity verification

A new semi-fragile image authentication framework combining ECC and PKI infrastructures

A robust Type-III data hiding technique against cropping and resizing attacks

A novel semi-private watermarking technique

Watermarking of streaming video for finger-printing applications

Perceptually based waterfilling for watermarking

Estimating the power dissipation range in switched-capacitor circuits

EMSIM: an energy simulation framework for an embedded operating system

Transition activity estimation for generic data distributions [power estimation]

Vector compaction for power estimation with grouping and consecutive sampling techniques

Power estimation at architecture level for embedded systems

A novel all binary motion estimation (ABME)

Reducing computational complexity of adaptive motion estimation through binary comparison

An optimized diamond search algorithm for block motion estimation

A novel hybrid motion estimator supporting diamond search and fast full search

A novel block motion estimation algorithm with controllable quality and searching speed

Blind space-time equalization/decoding with carrier frequency synchronization in multicarrier CDMA systems

A new eigenfilter based method for optimal design of channel shortening equalizers

Channel fading estimation with unequally spaced pilot symbols

A novel approach to an IIR digital filter bank with approximately linear phase

Filter bank based narrowband interference detection and suppression in spread spectrum systems

A general-purpose neural network with on-chip BP learning

Hardware pulse mode neural network with piecewise linear activation function neurons

Floating-gate low-voltage/low-power linear threshold element for neural computation

A simulation model for floating-gate MOS synapse transistors

Improved correlation learning rule in continuously adapting floating-gate arrays using logarithmic pre-distortion of input and learning signals

A quantized chaotic spiking oscillator: analysis and implementation

Bifurcation in asymmetrically coupled BVP oscillators

Coexistence of attractors in an oscillator based on hysteresis

Trick of suppression of chaos by weak resonant perturbations

Chaotic attractors in a 4-D oscillator based on 2-port VCCSs

Power efficient chip-to-chip signaling schemes

A high speed low-noise equalization technique with improved bit error rate

A 2 Gb/s 256*256 CMOS crossbar switch fabric core design using pipelined MUX

Filter design for 1000BASE-T analog front ends

New design for magnetic storage elements of micro power supplies

Evaluation of the VLSI adaptation of the CHEMFET, a biosensor for fluid analysis

Technologies and architectures for autonomous "MEMS" microrobots

A novel pressure balanced microfluidic valve

A CMOS signal conditioning circuit for piezoresistive pressure sensors

Comparison of the modified least squares and the weighted least squares algorithms for designing quadrature mirror filters

Two families of symmetry-preserving reversible integer-to-integer wavelet transforms

Reconstruction of a class of nonuniformly sampled and decimated bandlimited signals

Speaker recognition employing waveform based signal representation in nonorthogonal multiple transform domains

A comparison of automatic word length optimization procedures

A 1.1 V very low-power /spl Sigma//spl Delta/ modulator for 14-b 16 kHz A/D conversion using a novel class AB transconductance amplifier

A new method to increase the dynamic range of switched op amp delta-sigma modulators

Study of fully digital error correction in multibit delta-sigma A/D converters

A new approach to the design of low-sensitivity high-resolution bandpass /spl Sigma/-/spl Delta/ A/D converters

RoCFaST: a method of speeding up simulation of /spl Delta//spl Sigma/ modulators using state-space tracking

A novel wideband low-distortion cascaded sigma-delta ADC

A 3.3-V 18-bit digital audio Sigma-Delta modulator in 0.6-/spl mu/m CMOS

Design and implementation of a continuous-time quadrature bandpass sigma-delta modulator for low-IF radio receivers

Influence of the feedback DAC delay on a continuous-time bandpass /spl Delta//spl Sigma/ converter

Implementation of a 1.5V low-power clock-jitter insensitive continuous-time /spl Sigma//spl Delta/ modulator

Robust calculation of fractal dimension of images and its applications to classification of ultrasonic liver images and texture images

Swimmer motion analysis with application to drowning detection

Motion compensated ASMKF for restoration of color video sequences corrupted by impulsive noise

Mixing chaotic watermarks for embedding in wavelet transform domain

A robust DWT-based blind data hiding algorithm

XML-based MPEG-4 video representation and error resilience

Multi-rate encoding of a video sequence in the DCT domain

Digit-serial implementation of LDI/LDD allpass filters

Coset decomposition in lattices yields sample-block number systems

Multiplierless implementation of bandpass and bandstop recursive digital filters

Multiplierless implementation of all-pole digital filters

High-order tunable passive digital filters

Providing multiple fast-forward ratios with fixed network/disk bandwidth

Cryptanalysis of a chaotic image encryption method

Channel-adaptive error protection for scalable video over channels with bit errors and packet erasures

Adaptive joint source/channel coding for robust video transmission

An adaptation scheme for real-time video streaming

On-off differential current-mode circuits for Gabor-type spatial filtering

A continuous-time speech enhancement front-end for microphone inputs

A monolithic implementation of interface circuitry for CMOS compatible gas-sensor system

System architecture for multi-technology testbench-on-a-chip

VLSI potentiostat array for distributed electrochemical neural recording

Optimization of LNS operations for embedded signal processing applications

Low power convolvers using the Polynomial Residue Number System

Improved cotransformation for LNS subtraction

Residue number system reconfigurable datapath

A 2-digit multidimensional logarithmic number system filterbank for a digital hearing aid architecture

3.3 GHz sense-amplifier in 0.18 /spl mu/m CMOS technology

1.1-GDI/s transmission between pausible clock domains

A 6.4 Gbps FIFO design for 8-32 two-way data exchange bus

Efficient IP routing table VLSI design for multigigabit routers

The impact of device leakage on digital circuits

Beta expansions: a new approach to digitally corrected A/D conversion

A blind identification approach to digital calibration of analog-to-digital converters for built-in-self-test

A digital self-calibration method for pipeline A/D converters

Radix-based digital calibration technique for multi-stage ADC

A fast and accurate calibration method for high-speed high-resolution pipeline ADC

Monolithic multi-phase LC-VCO in ultra-thin silicon-on-insulator (UTSi/spl reg/-SOI) CMOS technology

Monolithic transformers in a five metal CMOS process

Analysis and application of miniature 3D inductor

HF low noise amplifiers with integrated transformer feedback

Effects of substrate on phase-noise of bipolar voltage-controlled oscillators

Amplifier structure for high gain and fast settling applications

Reversed nested Miller compensation with voltage follower

Single-point-detection slew-rate enhancement circuits for single-stage amplifiers

A simple technique to significantly enhance slew rate and bandwidth of one-stage CMOS operational amplifiers

Fast-settling CMOS two-stage operational transconductance amplifiers and their systematic design

Robust pitch estimation using an event based adaptive Gaussian derivative filter

Fuzzy neural network for phoneme sequence recognition

Adaptation of data fusion-based speaker verification models

Feature extraction for robust speech recognition

SNR and bandwidth scalable speech coding

Digital singing voice synthesis using a new alternating reflection model

A standard-cell placement algorithm of optimizing multiple objects

Module placement with boundary constraints using O-tree representation

Bus-based integrated floorplanning

An efficient genetic algorithm for slicing floorplan area optimization

Incremental placement algorithm for standard-cell layout

Volume 1 - 2002

Tutorial Guide. ISCAS 2001. IEEE International Symposium on Circuits and Systems (Cat. No.01TH8573)

ISCAS 2001. The 2001 IEEE International Symposium on Circuits and Systems (Cat. No.01CH37196)

2000 IEEE International Symposium on Circuits and Systems. Emerging Technologies for the 21st Century. Proceedings (IEEE Cat No.00CH36353)

ISCAS'99. Proceedings of the 1999 IEEE International Symposium on Circuits and Systems VLSI (Cat. No.99CH36349)

ISCAS '98. Proceedings of the 1998 IEEE International Symposium on Circuits and Systems (Cat. No.98CH36187)

Proceedings of 1997 IEEE International Symposium on Circuits and Systems. Circuits and Systems in the Information Age ISCAS '97

1996 IEEE International Symposium on Circuits and Systems. Circuits and Systems Connecting the World. ISCAS 96

Proceedings of ISCAS'95 - International Symposium on Circuits and Systems

Proceedings of IEEE International Symposium on Circuits and Systems - ISCAS '94

1993 IEEE International Symposium on Circuits and Systems

[Proceedings] 1992 IEEE International Symposium on Circuits and Systems

1991., IEEE International Sympoisum on Circuits and Systems

IEEE International Symposium on Circuits and Systems

IEEE International Symposium on Circuits and Systems,

1988., IEEE International Symposium on Circuits and Systems

Fuzzy inference engine provides opportunity for testbed

Content Provider	IEEE Xplore Digital Library
Author	O'Brien, A.J.
Copyright Year	2002
Description	Author affiliation: George Washington Univ., Washington, DC, USA (O'Brien, A.J.)
Abstract	In the development of a fuzzy logic implementation of a high-order, nonlinear, dynamic muscle model, opportunities continue to arise for the development and verification of other fuzzy implementations, including selected differential calculus and other classical mathematical relationships. The availability of a reliable, accessible, and powerful Generalized Fuzzy Inference Engine (GFIE), developed as part of the fuzzy modeling effort, facilitates the realization of fuzzy implementations such as low-pass filtering. This tool has also facilitated evaluation of fuzzy mathematical operations published in the literature but not always included in fuzzy systems software packages (e.g. MATLAB). Advantages of using fuzzy implementations described herein include robustness to noise and signal uncertainty (e.g. temporary signal drop-out) as well as potential reduction of sampling rates. Noise and parameter sensitivity studies are planned for quantifying these advantages in the setting of the fuzzy muscle model.
Sponsorship	IEEE IEEE Circuits & Syst. Soc
File Size	315962
File Format	PDF
ISBN	0780374487
DOI	10.1109/ISCAS.2002.1010945
Language	English
Publisher	Institute of Electrical and Electronics Engineers, Inc. (IEEE)
Publisher Date	2002-05-26
Publisher Place	USA
Access Restriction	Subscribed
Rights Holder	Institute of Electrical and Electronics Engineers, Inc. (IEEE)
Subject Keyword	Engines Testing Mathematical model Fuzzy logic Muscles Fuzzy systems Calculus Availability Power system reliability Power system modeling
Content Type	Text
Resource Type	Article

Central Library (ISO-9001:2015 Certified)
Indian Institute of Technology Kharagpur
Kharagpur, West Bengal, India | PIN - 721302

See location in the Map
03222 282435
Mail: support@ndl.gov.in

Sl.	Authority	Responsibilities	Communication Details
1	Ministry of Education (GoI), Department of Higher Education	Sanctioning Authority	https://www.education.gov.in/ict-initiatives
2	Indian Institute of Technology Kharagpur	Host Institute of the Project: The host institute of the project is responsible for providing infrastructure support and hosting the project	https://www.iitkgp.ac.in
3	National Digital Library of India Office, Indian Institute of Technology Kharagpur	The administrative and infrastructural headquarters of the project	Dr. B. Sutradhar bsutra@ndl.gov.in
4	Project PI / Joint PI	Principal Investigator and Joint Principal Investigators of the project	Dr. B. Sutradhar bsutra@ndl.gov.in Prof. Saswat Chakrabarti will be added soon
5	Website/Portal (Helpdesk)	Queries regarding NDLI and its services	support@ndl.gov.in
6	Contents and Copyright Issues	Queries related to content curation and copyright issues	content@ndl.gov.in
7	National Digital Library of India Club (NDLI Club)	Queries related to NDLI Club formation, support, user awareness program, seminar/symposium, collaboration, social media, promotion, and outreach	clubsupport@ndl.gov.in
8	Digital Preservation Centre (DPC)	Assistance with digitizing and archiving copyright-free printed books	dpc@ndl.gov.in
9	IDR Setup or Support	Queries related to establishment and support of Institutional Digital Repository (IDR) and IDR workshops	idr@ndl.gov.in