NDLI: A dual pixel-type imager for imaging and motion centroid localization

Content Provider	IEEE Xplore Digital Library
Author	Clapp, M. Etienne-Cummings, R.
Copyright Year	2001
Description	Author affiliation: Dept. of Electr. & Comput. Eng., Johns Hopkins Univ., Baltimore, MD, USA (Clapp, M.)
Abstract	An imager chip has been designed, fabricated, and tested having two unique pixel types interleaved on the same array. The dual-pixel design enables optimization for two separate tasks. One type of pixel is an Active Pixel Sensor (APS), which is used to produce a low-noise image. The other type is a custom-designed pixel optimized for computing the centroid of a moving object in the scene. The APS array is 120 columns/spl times/36 rows, with a pixel size of 14.7 /spl mu/m/spl times/14.7 /spl mu/m. The centroid array has 60 columns and 36 rows, with a larger pixel size of 29.4 /spl mu/m/spl times/29.4 /spl mu/m. The chip was fabricated using standard scalable rules on a 0.7 /spl mu/m CMOS process, with one polysilicon layer, 3 metal layers, and a linear capacitor layer. APS images were taken at a frame rate of 30 fps, and centroid data was taken at a rate of 180 (x,y) coordinates per second. The chip consumed 3.2 mW.
Sponsorship	IEEE Circuits & Syst. Soc
Starting Page	501
Ending Page	504
File Size	444961
Page Count	4
File Format	PDF
ISBN	0780366859
DOI	10.1109/ISCAS.2001.921357
Language	English
Publisher	Institute of Electrical and Electronics Engineers, Inc. (IEEE)
Publisher Date	2001-05-06
Publisher Place	Australia
Access Restriction	Subscribed
Rights Holder	Institute of Electrical and Electronics Engineers, Inc. (IEEE)
Subject Keyword	Pixel Image quality CMOS process Image sensors Layout CMOS image sensors Charge coupled devices CMOS technology Circuit noise Switches
Content Type	Text
Resource Type	Article

Sl.	Authority	Responsibilities	Communication Details
1	Ministry of Education (GoI), Department of Higher Education	Sanctioning Authority	https://www.education.gov.in/ict-initiatives
2	Indian Institute of Technology Kharagpur	Host Institute of the Project: The host institute of the project is responsible for providing infrastructure support and hosting the project	https://www.iitkgp.ac.in
3	National Digital Library of India Office, Indian Institute of Technology Kharagpur	The administrative and infrastructural headquarters of the project	Dr. B. Sutradhar bsutra@ndl.gov.in
4	Project PI / Joint PI	Principal Investigator and Joint Principal Investigators of the project	Dr. B. Sutradhar bsutra@ndl.gov.in Prof. Saswat Chakrabarti will be added soon
5	Website/Portal (Helpdesk)	Queries regarding NDLI and its services	support@ndl.gov.in
6	Contents and Copyright Issues	Queries related to content curation and copyright issues	content@ndl.gov.in
7	National Digital Library of India Club (NDLI Club)	Queries related to NDLI Club formation, support, user awareness program, seminar/symposium, collaboration, social media, promotion, and outreach	clubsupport@ndl.gov.in
8	Digital Preservation Centre (DPC)	Assistance with digitizing and archiving copyright-free printed books	dpc@ndl.gov.in
9	IDR Setup or Support	Queries related to establishment and support of Institutional Digital Repository (IDR) and IDR workshops	idr@ndl.gov.in