NDLI: MPEG-J: Java application engine in MPEG-4

Please wait, while we are loading the content...

2015 IEEE International Symposium on Circuits and Systems (ISCAS)

2014 IEEE International Symposium on Circuits and Systems (ISCAS)

2013 IEEE International Symposium on Circuits and Systems (ISCAS2013)

2012 IEEE International Conference on Circuits and Systems (ICCAS)

2012 IEEE International Symposium on Circuits and Systems

2011 IEEE International Symposium of Circuits and Systems (ISCAS)

Proceedings of 2010 IEEE International Symposium on Circuits and Systems

2009 IEEE International Symposium on Circuits and Systems

2008 IEEE International Symposium on Circuits and Systems

2007 IEEE International Symposium on Circuits and Systems

2006 IEEE International Symposium on Circuits and Systems

2005 IEEE International Symposium on Circuits and Systems

2004 IEEE International Symposium on Circuits and Systems (IEEE Cat. No.04CH37512)

Proceedings of the 2003 International Symposium on Circuits and Systems, 2003. ISCAS '03.

The IEEE International Symposium on Circuits and Systems, 2003. Tutorial Guide: ISCAS 2003.

2002 IEEE International Symposium on Circuits and Systems. Proceedings (Cat. No.02CH37353)

Tutorial Guide. ISCAS 2001. IEEE International Symposium on Circuits and Systems (Cat. No.01TH8573)

ISCAS 2001. The 2001 IEEE International Symposium on Circuits and Systems (Cat. No.01CH37196)

2000 IEEE International Symposium on Circuits and Systems. Emerging Technologies for the 21st Century. Proceedings (IEEE Cat No.00CH36353)

Volume 5 - 2000

Volume 4 - 2000

Volume 3 - 2000

Volume 2 - 2000

Volume 1 - 2000

2000 IEEE International Symposium on Circuits and Systems. Emerging Technologies for the 21st Century. Proceedings (IEEE Cat No.00CH36353)

Toward nanoelectronic systems integration

Molecular nanoelectronics

From nanotechnology to nanoelectronic systems, from SETs to neural nets

A new pipelined digit serial-parallel multiplier

A pipelined multiply-accumulate unit design for energy recovery DSP systems

Designing RNS and QRNS full adder based converters

Residue arithmetic circuits using a signed-digit number representation

A 670 ps, 64 bit dynamic low-power adder design

Semiautomatic video object generation using multivalued watershed and partition lattice operators

Automatic extraction of moving objects using multiple features and multiple frames

Automatic FDP/FAP generation from an image sequence

MPEG-J: Java application engine in MPEG-4

Adaptive QOS control for MPEG-4 video communication over wireless channels

An IF stage design for an ASK-based wireless telemetry system

A low-power low-voltage transceiver architecture suitable for wireless distributed sensors network

A low-IF, polyphase receiver for DECT [in BiCMOS]

A novel design using translinear circuit for linear LINC transmitters

A direct-sequence spread-spectrum super-regenerative receiver

Built-in self testing of high-performance circuits using twisted-ring counters

An improved cellular automata-based BIST architecture for sequential circuits

Built-in self-test and fault diagnosis for lookup table FPGAs

Methods for on-chip embedding of path delay test vectors

A partial scan design by unifying structural analysis and testabilities

A design method of low delay FIR bandpass filters

Design of FIR filters with exceptional passband and stopband smoothness using a new transitional window

Asymptotic behaviour of FIR filters

Design and properties of polynomial-based fractional delay filters

Design and properties of step-like weighting windows

Software radio based re-configurable correlator/FIR filter for CDMA/TDMA receiver

Minimizing the memory requirement for continuous flow FFT implementation: continuous flow mixed mode FFT (CFMM-FFT)

A system-theoretic foundation for blind equalization of an FIR MIMO channel system

A Dolph-Chebyshev approach to the synthesis of array patterns for uniform circular arrays

Optimality of principal component filter banks for discrete multitone communication systems

Thermal noise behavior of a nonlinear bridge circuit

Poisson and Gaussian models for noisy devices

Complete nonlinear model for the MRC (MOS resistive circuit)

A universal analytic charge injection model

A search for a parsimonious basis sequence approximation of time-varying, nonlinear systems

Prediction of slant path rain attenuation based on artificial neural network

Fast modular neural nets for face detection

Neural identification of failed fuel rods in nuclear reactors [PWRs]

An adaptive neurofuzzy network for identification of the complicated nonlinear system

On equalization with maximum covariance initialized cascade-correlation learning

VLSI CMOS low-voltage log companding filters

C-log domain filters

A dynamic-translinear fully-integrated highly-directional hearing aid adapter

A low-voltage /spl radic/x floating-gate MOS integrator

On the exact realisation of LC ladder finite transmission zeros in log-domain: a theoretical study

On a new type of extended Petri nets and its applications

A linear time algorithm for computing hexagonal Steiner minimum trees for terminals on the boundary of a regular hexagon

Dropping method for rectangle packing problem

Minty's coloured branch theorem versus Tellegen's theorem

Back-tracing and event-driven techniques in high-level simulation with decision diagrams

Object-based multiresolution watermarking of images and video

Image authentication using chaotic mixing systems

Wavelet-based self-similar watermarking for still images

Image watermarking using spread spectrum technique in log-2-spatio domain

Robust image watermarking on the DCT domain

A canonical form for discrete-time systems defined over /spl Zscr//sub +/

New results for estimation of Hausdorff dimension

On explicit solutions of nonlinear dynamic systems

Compactified dynamics and peaking

On basic piecewise-constant systems

Class E isolated DC-DC converter using PWM synchronous rectifier

A novel voltage-control scheme for low-voltage DC-DC converters with fast transient recovery

Ring type switched-capacitor transformer and its applications

A 50-100 MHz 5 V to -5 V, 1 W Cuk converter using gallium arsenide power switches

Analysis of soft synchronous commutations in switching converters

Challenge to off-roadmap silicon devices

Tunnel diode integrated circuits

Modeling nanoelectronic CNN cells: CMOS, SETs and QCAs

Specification and implementation of a cryptocoprocessor for ISDN

An architecture of F(2/sup 2N/) multiplier for elliptic curves cryptosystem

A low power VLSI architecture of SOVA-based turbo-code decoder using scarce state transition scheme

Efficient approaches to improving performance of VLSI SOVA-based turbo decoders

A dataflow-oriented VLSI architecture for a modified SPIHT algorithm using depth-first search bit stream processing

An overview of the encoding tools in the MPEG-4 reference software

Fine granularity scalability in MPEG-4 for streaming video

Generic, scalable and efficient shape coding for visual texture objects in MPEG-4

The communication of virtual human faces using MPEG-4 tools

Multi-scale zerotree entropy coding

A 1.8-GHz CMOS VCO tuned by an accumulation-mode MOS varactor

An adaptive offset cancellation mixer for direct conversion receivers in 2.4 GHz CMOS

Temperature compensation design for a 2.4 GHz CMOS low noise amplifier

A 2-V 900-MHz CMOS mixer for GSM receivers

Design and optimization of a low noise 2.4 GHz CMOS VCO with integrated LC tank and MOSCAP tuning

Model-based testing of high-resolution ADCs

Comprehensive defect analysis and testability of current-mode logic circuits

A methodology for validating digital circuits with mutation testing

A controller resynthesis based method for improving datapath testability

The left edge algorithm in block test scheduling under power constraints

Design of stable minimax IIR digital filters using semidefinite programming

Synthesis of low-sensitivity second-order digital filter using genetic programming with automatically defined functions

On the effects of zero-pole pairs and individual zeros and poles on discrete-time transfer functions

Stability analysis of the second-order lossless digital integrator allpass filter

Complex Chebyshev approximation for IIR digital filters

A flexible design of packets over SONET or directly over fiber

ATM switch design using code division multiple access techniques

Impact of chaotic self-similar and Poisson traffics on WLAN token passing protocols

A new hardware design and FPGA implementation for Internet routing towards IP over WDM and terabit routers

A wave-pipelined CMOS associate router for communication switches

Design of stable 2D IIR digital filters using iterative semidefinite programming

The zero structure of nD linear systems

Strong practical stability for a class of 2D linear systems

Partial differential equation models for continuous multidimensional systems

System theoretic ideas for construction of ND in (N/spl ges/2) causal, stable, perfect reconstruction filter banks

A current-mode CMOS loser-take-all with minimum function for neural computations

An analog on-chip learning circuit architecture of the weight perturbation algorithm

A 1-D local image velocity sensor using Gabor filtering

CMOS dynamic linking networks for real-time human face tracking

An analog VLSI model of muscle sarcomeres

A 3.3 V 14-bit 10 MSPS calibration-free CMOS pipelined A/D converter

A 1.4 V 10-bit 20 MSPS pipelined A/D converter

The design of a 1.5 V, 10-bit, 10 M samples/s low power pipelined analog-to-digital converter

A 2.4 V, 12 mW stereo audio D/A converter with double sampling switching

Efficient error-cancelling algorithmic ADC

A high accuracy-low complexity model for CMOS delays

Inertial and degradation delay model for CMOS logic gates

Detection and elimination of initial transient for accurate power analysis

Optimum probability model selection using Akaike's information criterion for low power applications

Improving simulation efficiency for circuit-level power estimation [CMOS]

Maximum principles for node voltages and branch currents in transfinite resistive networks

Identifications of Hasler's classes of linear resistive circuit structures

Synthesis of dynamic multiple-input translinear element networks

A necessary condition for the realization of a resistive n-port based on network size and on the concept of weighted terminal valency

Circuit analysis and optimization with automatically derived Volterra kernels

Power factor correction circuit with ZVT for all switches

FPGA based-IC design for inverter with vector modulation technique

IC controller for phase-controlled dimmable compact fluorescent lamps with closed-loop control

A buck-boost converter controlled by periodic inputs

Theory and implementation of a new type of digital power amplifier for audio applications

Parabolic approximation: a new method for phase to amplitude conversion in sine-output direct digital frequency synthesizers

An efficient filter bank architecture for the cross-term reduced processing of discrete time-frequency distributions

Principal component filter banks: existence issues, and application to modulated filter banks

Schur stability of interval bivariate polynomials

Performance evaluation of multithreaded architectures for media processing applications

Wave digital simulation of electrical networks containing nonlinear dynamical elements-a new approach

Closed-form design of maximally flat R-regular Mth-band FIR filters

Prototype filter design for subband adaptive filtering structures with critical sampling

A new VLSI architecture without global broadcast for 2-D digital filters

Scalable implementation of H.263 video encoder on a parallel DSP system

Reference curves of the pantograph impedance in DC railway systems

A general design of mixed IIR-FIR two channel QMF bank

Convergence analysis of an oversampled subband adaptive filtering structure with local errors

On Jury's test for 2-D stability of discrete-time systems and its simplification by telepolation

A programmable pruning level control based MPEG video encoder

Haar filtering with pyramidal resistive networks

A class of two-channel approximately perfect reconstruction hybrid analog/digital filter banks

Real-time H.263 encoding of QCIF-images on TMS320C6201 fixed point DSP

A system function representation by scale-shift transform-the case of Doppler effect

Two stage, least squares design of biorthogonal filter banks

An area efficient video/audio codec for portable multimedia application

Stochastic pulse coded arithmetic

Rotating stall analysis using signal-adapted filter bank and Cohen's time-frequency distributions

Design and implementation of an EPLD-based variable length coder for real time image compression applications

Nonlinear function generation using oversampled /spl Sigma//spl Delta/-modulators

A WLS algorithm for the design of low-delay quadrature mirror filter banks

A programmable VLSI architecture for 2-D discrete wavelet transform

On the analysis and design of second-order harmonic oscillators

Design of two-channel PR FIR filter banks with low system delay

A low-complexity computation scheme of discrete cosine transform and quantization with adaptation to block contents

A prototyping technique for large-scale RTD-CMOS circuits

A new method for the design of two-channel perfect-reconstruction linear-phase FIR filter banks

A study of a suboptimal VLSI architecture for joint source-channel trellis coding

Impulse sensitivity functions of oscillators

Cost-effective multiplication with enhanced adders for multimedia applications

Feedforward linearisation applied to a direct carrier modulation transmitter

A VLSI architecture for hierarchical mesh based motion compensation using scalable affine transformation core

Synchronization phenomena in coupled system of RC transistor oscillators

Reduction of background computations in adaptive block-matching motion estimation

Control of bifurcation in current-programmed DC/DC converters: a reexamination of slope compensation

An analogue approach to the design of motion estimators for digital video encoding

Collisions between two phase-inversion-waves in an array of oscillators

Motion estimation using on-line arithmetic

Gradient sensitivity reduction in current mirrors with non-rectangular layout structures

Parallel, memory access schemes for H.263 encoder

Novel design technique for highly linear current mode amplifiers. Analysis, design, simulations

Zero-forcing equalizability of FIR and IIR multi-channel systems with and without perfect measurements

Near-carrier oscillator spectrum due to flicker and white noise

Properties of smoothing with time gating

Data encryption algorithms using one-dimensional chaotic maps

Contributions to the analysis of second order piecewise linear systems with chaotic oscillations

The successive occurrence of torus doubling

Non-average performance of chaos-based DS-CDMA: driving optimization towards exploitable maps

Chaotic behavior of 741 opamps subjected to EMI conveyed to power supply rails

A double crisis-induced intermittency in a forced PLL equation

Quantum computing: an introduction

Quantum computing and quantum complexity theory

Methods of quantum error correction

A CNOT-gate implementation for information transfer by the phonon bus

A contention-free domino logic for scaled-down CMOS technologies with ultra low threshold voltages

Low-power data-driven dynamic logic (D/sup 3/L) [CMOS devices]

Parallel dynamic logic (PDL) with speed-enhanced skewed static (SSS) logic

Data-dependent evaluating latched CMOS differential logic family for statistical power reduction

Single input current-sensing differential logic (SCSDL)

ISCAS'99. Proceedings of the 1999 IEEE International Symposium on Circuits and Systems VLSI (Cat. No.99CH36349)

ISCAS '98. Proceedings of the 1998 IEEE International Symposium on Circuits and Systems (Cat. No.98CH36187)

Proceedings of 1997 IEEE International Symposium on Circuits and Systems. Circuits and Systems in the Information Age ISCAS '97

1996 IEEE International Symposium on Circuits and Systems. Circuits and Systems Connecting the World. ISCAS 96

Proceedings of ISCAS'95 - International Symposium on Circuits and Systems

Proceedings of IEEE International Symposium on Circuits and Systems - ISCAS '94

1993 IEEE International Symposium on Circuits and Systems

[Proceedings] 1992 IEEE International Symposium on Circuits and Systems

1991., IEEE International Sympoisum on Circuits and Systems

IEEE International Symposium on Circuits and Systems

IEEE International Symposium on Circuits and Systems,

1988., IEEE International Symposium on Circuits and Systems

MPEG-J: Java application engine in MPEG-4

Content Provider	IEEE Xplore Digital Library
Author	Swaminathan, V. Fernando, G.
Copyright Year	2000
Description	Author affiliation: Sun Microsystems Inc., CA, USA (Swaminathan, V.)
Abstract	MPEG-4 Systems version 1 defines the presentation engine for the MPEG-4 terminal. MPEG-J is the Java based application engine defined in the version 2 of the MPEG-4 standard. This facilitates programmatic control as opposed to the parametric control provided by the presentation engine. MPEG-J refers to the collection of Java APIs defined by the Systems subgroup of MPEG. These APIs are used to access and control the underlying MPEG-4 terminal. The MPEG-J framework also defines the delivery mechanism and the lifecycle of applications. These applications can be local or remote (MPEGlet). They use the MPEG-J APIs to control the MPEG-4 terminal. MPEG-J can be used to include behavior based on time-varying terminal conditions in the content.
Starting Page	44
Ending Page	47
File Size	445065
Page Count	4
File Format	PDF
ISBN	0780354826
DOI	10.1109/ISCAS.2000.857022
Language	English
Publisher	Institute of Electrical and Electronics Engineers, Inc. (IEEE)
Publisher Date	2000-05-28
Publisher Place	Switzerland
Access Restriction	Subscribed
Rights Holder	Institute of Electrical and Electronics Engineers, Inc. (IEEE)
Subject Keyword	Java Engines MPEG 4 Standard Layout Streaming media Transform coding MPEG standards Content management Sun Video compression
Content Type	Text
Resource Type	Article

Central Library (ISO-9001:2015 Certified)
Indian Institute of Technology Kharagpur
Kharagpur, West Bengal, India | PIN - 721302

See location in the Map
03222 282435
Mail: support@ndl.gov.in

Sl.	Authority	Responsibilities	Communication Details
1	Ministry of Education (GoI), Department of Higher Education	Sanctioning Authority	https://www.education.gov.in/ict-initiatives
2	Indian Institute of Technology Kharagpur	Host Institute of the Project: The host institute of the project is responsible for providing infrastructure support and hosting the project	https://www.iitkgp.ac.in
3	National Digital Library of India Office, Indian Institute of Technology Kharagpur	The administrative and infrastructural headquarters of the project	Dr. B. Sutradhar bsutra@ndl.gov.in
4	Project PI / Joint PI	Principal Investigator and Joint Principal Investigators of the project	Dr. B. Sutradhar bsutra@ndl.gov.in Prof. Saswat Chakrabarti will be added soon
5	Website/Portal (Helpdesk)	Queries regarding NDLI and its services	support@ndl.gov.in
6	Contents and Copyright Issues	Queries related to content curation and copyright issues	content@ndl.gov.in
7	National Digital Library of India Club (NDLI Club)	Queries related to NDLI Club formation, support, user awareness program, seminar/symposium, collaboration, social media, promotion, and outreach	clubsupport@ndl.gov.in
8	Digital Preservation Centre (DPC)	Assistance with digitizing and archiving copyright-free printed books	dpc@ndl.gov.in
9	IDR Setup or Support	Queries related to establishment and support of Institutional Digital Repository (IDR) and IDR workshops	idr@ndl.gov.in