NDLI: A quadratic programming method for interconnection crosstalk minimization

Please wait, while we are loading the content...

2015 IEEE International Symposium on Circuits and Systems (ISCAS)

2014 IEEE International Symposium on Circuits and Systems (ISCAS)

2013 IEEE International Symposium on Circuits and Systems (ISCAS2013)

2012 IEEE International Conference on Circuits and Systems (ICCAS)

2012 IEEE International Symposium on Circuits and Systems

2011 IEEE International Symposium of Circuits and Systems (ISCAS)

Proceedings of 2010 IEEE International Symposium on Circuits and Systems

2009 IEEE International Symposium on Circuits and Systems

2008 IEEE International Symposium on Circuits and Systems

2007 IEEE International Symposium on Circuits and Systems

2006 IEEE International Symposium on Circuits and Systems

2005 IEEE International Symposium on Circuits and Systems

2004 IEEE International Symposium on Circuits and Systems (IEEE Cat. No.04CH37512)

Proceedings of the 2003 International Symposium on Circuits and Systems, 2003. ISCAS '03.

The IEEE International Symposium on Circuits and Systems, 2003. Tutorial Guide: ISCAS 2003.

2002 IEEE International Symposium on Circuits and Systems. Proceedings (Cat. No.02CH37353)

Tutorial Guide. ISCAS 2001. IEEE International Symposium on Circuits and Systems (Cat. No.01TH8573)

ISCAS 2001. The 2001 IEEE International Symposium on Circuits and Systems (Cat. No.01CH37196)

2000 IEEE International Symposium on Circuits and Systems. Emerging Technologies for the 21st Century. Proceedings (IEEE Cat No.00CH36353)

ISCAS'99. Proceedings of the 1999 IEEE International Symposium on Circuits and Systems VLSI (Cat. No.99CH36349)

Volume 6 - 1999

Analysis of the periodic steady-state in nonlinear circuits using an adaptive function base

Symbolic analysis of large signals in nonlinear systems

Multiresolution analysis of time-variant electrical networks

Steady states prediction in nonlinear circuit by wavelet transform

A model for predicting sampler RF bandwidth and conversion loss

A new diode model formulation for electro-thermal analysis

The sampling of noise for random number generation

New microwave bandstop filter using lumped and transversal network

Expanded GMC for transient analysis of transmission line networks

Design of phase equalizers via symmetry of the impulse response

Logarithmic sampling of gain and phase approximation

Adaptive feed-forward linear power amplifier (LPA) for the IMT-2000 frequency band

A modified inverse-Chebyshev filter with an all positive elements ladder passive realization

Passive device modeling methodology using nonlinear optimization

Multilevel PWM for single-phase power factor pre-regulator

Analysis of noise in higher-order translinear filters

Signal analysis of externally linear filters

The linear time-varying approach applied to a first-order dynamic translinear filter

Theoretical bases of convolution technique in gradient estimation of average quality index of electronic circuits

High power factor of metal halide lamp with dimming control

A heuristic algorithm SDS for scheduling with timed Petri nets

Transimpedance amplifiers for optical fiber systems based on common-base transistors

Supply noise insensitive bandgap regulator using capacitive charge pump DC-DC converter

VLSI concentric partitioning using interior point quadratic programming

New low-power low-voltage high-CMRR CMOS instrumentation amplifier

Nonlinear signal processor design: a building block approach

Circuit modeling to predict the performance of force-cooled cold plate structures

A novel QRDCL circuit for zero voltage switched inverter

Multi-mode impedance synthesis for subscriber line applications

Balancing Steiner minimum trees and shortest-path trees in the rectilinear plane

Extracting nonplanar connections in a terminal-vertex graph

The 1-Steiner tree problem in lambda-3 geometry plane

Structural properties for transformation of extended marked graphs

A topology-based method for identifying flip-flop graphs in BJT circuits

A genetic algorithm for determining multiple routes and its applications

Graph-theoretic algorithms for image segmentation

Clustering to improve bi-partition quality and run time

A new algorithm for computing the overall network reliability

Graph theoretic or computational geometric research of cellular mobile communications

Generalized shuffle-exchange digraphs: Hamiltonian properties

Correct diagnosis of almost all faulty units in a multiprocessor system

On VLSI decompositions for deBruijn graphs

A fast hypergraph minimum cut algorithm

Enumerating the min-cuts for applications to graph extraction under size constraints

A fast algorithm for routability testing

Grade of service Euclidean Steiner minimum trees

Optimization-based calibration of a static timing analyzer to path delay measurements

Signal waveform characterization in RLC trees

A mixed frequency-time approach for quasi-periodic steady-state simulation of multi-level modeled circuits

An analytical, transistor-level energy model for SRAM-based caches

Modeling of accumulation MOS capacitors for analog design in digital VLSI processes

An analytical source-and-drain series resistance model of quarter micron MOSFETs and its influence on circuit simulation

Accurate modeling of simultaneous switching noise in low voltage digital VLSI

Temperature-driven power and timing analysis for CMOS ULSI circuits

Design-oriented substrate noise coupling macromodels for heavily doped CMOS processes

Statistical modeling of MOS transistor mismatch based on the parameters' autocorrelation function

Event-overlapping processing in current waveform simulation

Modeling and parameter extraction technique for high-voltage MOS device

CMOS gate modeling based on equivalent inverter

Compact modeling of interconnect and substrate coupling at GHz frequencies

Multi-point multi-port reduction of high-speed distributed interconnects using Krylov-space techniques

A new approach to analyze interconnect delays in RC wire models

A reduced-order scheme for coupled lumped-distributed interconnect simulation

Methodology of layout based schematic and its usage in efficient high performance CMOS design

An automatic clock tree design system for high-speed VLSI designs: planar clock routing with the treatment of obstacles

PIN count prediction in ratio cut partitioning for VLSI and ULSI

Efficient synthesis technique of time-domain models for interconnects having 3-D structures based on FDTD method

A quadratic programming method for interconnection crosstalk minimization

Interconnect model generation tool

A novel SPICE behavioral macromodel of operational amplifiers including a high accuracy description of frequency characteristics

A SPICE model for simulating the impedance-frequency characteristics of high frequency PIN switching diodes

Some standard SPICE dc algorithms revisited: why does SPICE still not converge?

Simple implementations of homotopy algorithms for finding DC solutions of nonlinear circuits

Proving the existence of periodic solutions using global interval Newton method

A harmonic balance approach to bifurcation analysis of limit cycles

Transient sensitivity computation in circuit simulation

A modified univariate search algorithm

Constrained circuit optimization via library table genetic algorithms

Isomorphism elimination for the enhancement of genetically generated analog circuits

Distributed meta-heuristic method for network optimization problems in information network

A novel approach for combinatorial optimization problems using chaotic neurodynamics

A formulation for quick evaluation and optimization of digital CMOS circuits

A high-speed residue-to-binary converter and a scheme for its VLSI implementation

Lower bounds on energy dissipation and noise-tolerance for deep submicron VLSI

A multilevel modulation scheme for high-speed wireless infrared communications

Unequal error protection for wireless transmission of MPEG audio

A fixed-point harmonic balance approach for circuit simulation under modulated carrier excitation

16-channel single-chip current-mode track-and-hold acquisition system with 100 dB dynamic range

An asynchronous data recovery/retransmission technique with foreground DLL calibration

High-level design synthesis with redundancy removal for high speed testable adders

A genetic approach to simultaneous parameter space exploration and constraint transformation in analog synthesis

Hardware synthesis with the Bach system

Behavioral synthesis of asynchronous systems: a methodology

An approach to behavioral synthesis for loop-based BIST

A lower bound on general minimal resource interval scheduling with arbitrary component selection

A non-zero clock skew scheduling algorithm for high speed clock distribution network

Scheduling of DSP data flow graphs onto multiprocessors for maximum throughput

Macrocell placement with temperature profile optimization

Exact channel routing using symbolic representation

A new optimization model for VLSI placement algorithms

Repeater insertion in RLC lines for minimum propagation delay

A constraint-based placement refinement method for CMOS analog cell layout

Reliability driven module generation for analog layouts

A cell selection strategy for low power applications

Low power synthesis of sum-of-product computation in DSP algorithms

Design of experiments in CAD: context and new data sets for ISCAS'99

Equivalence classes of clone circuits for physical-design benchmarking

Equivalence classes of circuit mutants for experimental design

Creating hard problem instances in logic synthesis using exact minimization

User-configurable experimental design flows on the web: the ISCAS'99 experiments

Evaluating iterative improvement heuristics for bigraph crossing minimization

Applications of clone circuits to issues in physical-design

Mirror, mirror, on the wall...is the new release any different at all? [BDDs]

Methodology and technology for virtual component driven hardware/software co-design on the system-level

Cost-effective co-verification using RTL-accurate C models

Towards systems integration in a virtual environment: small steps, big results, and complications to come for embedded systems engineering in the next millennium

Designing system on a chip products using systems engineering tools

Co-verification as risk management: minimizing the risk of incorporating a new processor in your next embedded system design

Advanced instrument controller ASIC

A modular digital VLSI architecture for stereo depth estimation in industrial applications

A new ASIC for washer controller

An IC for closed-loop control of a micromotor with an electrostatically levitated rotor

Interference reduction in nerve cuff electrode recordings-a new approach

Fast motion estimation using UESA, threshold-half-stop and adaptive partial sum scan from gradient magnitude

A dedicated hardware system for CNN stereo vision

A new compact neuron-bipolar cellular neural network structure with adjustable neighborhood layers and high integration level

Hardware implementation of a nonlinear processor

Volume 5 - 1999

Volume 4 - 1999

Volume 3 - 1999

Volume 2 - 1999

Volume 1 - 1999

ISCAS '98. Proceedings of the 1998 IEEE International Symposium on Circuits and Systems (Cat. No.98CH36187)

Proceedings of 1997 IEEE International Symposium on Circuits and Systems. Circuits and Systems in the Information Age ISCAS '97

1996 IEEE International Symposium on Circuits and Systems. Circuits and Systems Connecting the World. ISCAS 96

Proceedings of ISCAS'95 - International Symposium on Circuits and Systems

Proceedings of IEEE International Symposium on Circuits and Systems - ISCAS '94

1993 IEEE International Symposium on Circuits and Systems

[Proceedings] 1992 IEEE International Symposium on Circuits and Systems

1991., IEEE International Sympoisum on Circuits and Systems

IEEE International Symposium on Circuits and Systems

IEEE International Symposium on Circuits and Systems,

1988., IEEE International Symposium on Circuits and Systems

A quadratic programming method for interconnection crosstalk minimization

Content Provider	IEEE Xplore Digital Library
Author	Yen-Tai Lai Chi-Chou Kao Wu-Chien Shieh
Copyright Year	1999
Description	Author affiliation: Dept. of Electr. Eng., Nat. Cheng Kung Univ., Tainan, Taiwan (Yen-Tai Lai)
Abstract	Adjacent wires in a VLSI chip become closer as the fabrication technology rapidly evolves. Accordingly it becomes important to consider crosstalk caused by the coupling capacitance between adjacent wires in the layout design for the fast and safe VLSI circuits. The crosstalk is a function of coupling length and distance. The coupling length can be reduced by segment rearrangement technique. This paper presents a crosstalk minimization technique by adjusting the space between adjacent wires. An example is shown in this paper to demonstrate the effectiveness of the technique.
Starting Page	270
Ending Page	273
File Size	315625
Page Count	4
File Format	PDF
ISBN	0780354710
DOI	10.1109/ISCAS.1999.780147
Language	English
Publisher	Institute of Electrical and Electronics Engineers, Inc. (IEEE)
Publisher Date	1999-05-30
Publisher Place	USA
Access Restriction	Subscribed
Rights Holder	Institute of Electrical and Electronics Engineers, Inc. (IEEE)
Subject Keyword	Quadratic programming Crosstalk Minimization methods Wires Very large scale integration Coupling circuits Capacitance Routing Integrated circuit interconnections Fabrication
Content Type	Text
Resource Type	Article

Central Library (ISO-9001:2015 Certified)
Indian Institute of Technology Kharagpur
Kharagpur, West Bengal, India | PIN - 721302

See location in the Map
03222 282435
Mail: support@ndl.gov.in

Sl.	Authority	Responsibilities	Communication Details
1	Ministry of Education (GoI), Department of Higher Education	Sanctioning Authority	https://www.education.gov.in/ict-initiatives
2	Indian Institute of Technology Kharagpur	Host Institute of the Project: The host institute of the project is responsible for providing infrastructure support and hosting the project	https://www.iitkgp.ac.in
3	National Digital Library of India Office, Indian Institute of Technology Kharagpur	The administrative and infrastructural headquarters of the project	Dr. B. Sutradhar bsutra@ndl.gov.in
4	Project PI / Joint PI	Principal Investigator and Joint Principal Investigators of the project	Dr. B. Sutradhar bsutra@ndl.gov.in Prof. Saswat Chakrabarti will be added soon
5	Website/Portal (Helpdesk)	Queries regarding NDLI and its services	support@ndl.gov.in
6	Contents and Copyright Issues	Queries related to content curation and copyright issues	content@ndl.gov.in
7	National Digital Library of India Club (NDLI Club)	Queries related to NDLI Club formation, support, user awareness program, seminar/symposium, collaboration, social media, promotion, and outreach	clubsupport@ndl.gov.in
8	Digital Preservation Centre (DPC)	Assistance with digitizing and archiving copyright-free printed books	dpc@ndl.gov.in
9	IDR Setup or Support	Queries related to establishment and support of Institutional Digital Repository (IDR) and IDR workshops	idr@ndl.gov.in