NDLI: A folding ADC employing a robust symmetrical number system with Gray-code properties

Content Provider	IEEE Xplore Digital Library
Author	Pace, P.E. Styer, D. Akin, I.A.
Copyright Year	1998
Description	Author affiliation: Dept. of Electr. & Comput. Eng., Naval Postgraduate Sch., Monterey, CA, USA (Pace, P.E.)
Abstract	A folding analog-to-digital converter (ADC) preprocessing design based on a new robust symmetrical number system (RSNS) is presented. The RSNS preprocessing architecture is a modular scheme in which the integer values within each modulus (comparator states), when considered together, change one at a time at the next position (Gray code properties). Although the observed dynamic range of the RSNS ADC is somewhat less than the optimum symmetrical number system ADC, the RSNS Gray code properties make it particularly attractive for error control. With the RSNS preprocessing, the encoding errors due to comparator thresholds not being crossed simultaneously are eliminated. As a result, the interpolation circuits can be removed and only a small number of comparators are required. Computer generated data are used to help determine the properties of the RSNS. These properties include the dynamic range (largest number of distinct consecutive vectors) and the location of the dynamic range within the number system. Closed-form expressions for the dynamic range are also presented for channel moduli of the form m/sub 1/=2/sup k/-1, m/sub 2/=2/sup k/, m/sub 3/=2/sup k/+1. To compare the advantages of the RSNS ADC with previously published results, the transfer function of a 3-channel architecture (k=2) is evaluated numerically using SPICE.
Starting Page	397
Ending Page	400
File Size	279588
Page Count	4
File Format	PDF
ISBN	0780344553
DOI	10.1109/ISCAS.1998.704453
Language	English
Publisher	Institute of Electrical and Electronics Engineers, Inc. (IEEE)
Publisher Date	1998-05-31
Publisher Place	USA
Access Restriction	Subscribed
Rights Holder	Institute of Electrical and Electronics Engineers, Inc. (IEEE)
Subject Keyword	Robustness Dynamic range Reflective binary codes Analog-digital conversion Error correction Computer errors Interpolation Circuits Closed-form solution Transfer functions
Content Type	Text
Resource Type	Article

Sl.	Authority	Responsibilities	Communication Details
1	Ministry of Education (GoI), Department of Higher Education	Sanctioning Authority	https://www.education.gov.in/ict-initiatives
2	Indian Institute of Technology Kharagpur	Host Institute of the Project: The host institute of the project is responsible for providing infrastructure support and hosting the project	https://www.iitkgp.ac.in
3	National Digital Library of India Office, Indian Institute of Technology Kharagpur	The administrative and infrastructural headquarters of the project	Dr. B. Sutradhar bsutra@ndl.gov.in
4	Project PI / Joint PI	Principal Investigator and Joint Principal Investigators of the project	Dr. B. Sutradhar bsutra@ndl.gov.in Prof. Saswat Chakrabarti will be added soon
5	Website/Portal (Helpdesk)	Queries regarding NDLI and its services	support@ndl.gov.in
6	Contents and Copyright Issues	Queries related to content curation and copyright issues	content@ndl.gov.in
7	National Digital Library of India Club (NDLI Club)	Queries related to NDLI Club formation, support, user awareness program, seminar/symposium, collaboration, social media, promotion, and outreach	clubsupport@ndl.gov.in
8	Digital Preservation Centre (DPC)	Assistance with digitizing and archiving copyright-free printed books	dpc@ndl.gov.in
9	IDR Setup or Support	Queries related to establishment and support of Institutional Digital Repository (IDR) and IDR workshops	idr@ndl.gov.in

A folding ADC preprocessing architecture employing a robust symmetrical number system with gray-code properties

Error correction algorithm for folding/interpolation ADC

Error Detection and Correction in Communication Channels Using Inverse Gray RSNS Codes

A low-power CMOS folding and interpolation A/D converter with error correction

A Gray-code algorithmic analog-to-digital converter based on operational conveyors

A 1200 Megabits/Sec, Gray Code, Analog to Digital Converter

Error-Correction Coding of Spatial Image Watermarks in Gray Code

“Split ADC” Calibration for All-Digital Correction of Time-Interleaved ADC Errors

Interstage gain proration technique for digital-domain multi-step ADC calibration

A folding ADC employing a robust symmetrical number system with Gray-code properties

Similar Documents

A folding ADC preprocessing architecture employing a robust symmetrical number system with gray-code properties

Error correction algorithm for folding/interpolation ADC

Error Detection and Correction in Communication Channels Using Inverse Gray RSNS Codes

A low-power CMOS folding and interpolation A/D converter with error correction

A Gray-code algorithmic analog-to-digital converter based on operational conveyors

A 1200 Megabits/Sec, Gray Code, Analog to Digital Converter

Error-Correction Coding of Spatial Image Watermarks in Gray Code

“Split ADC” Calibration for All-Digital Correction of Time-Interleaved ADC Errors

Interstage gain proration technique for digital-domain multi-step ADC calibration

A folding ADC employing a robust symmetrical number system with Gray-code properties