NDLI: A mathematical approach to a low power FFT architecture

Content Provider	IEEE Xplore Digital Library
Author	Stevens, K.S. Suter, B.W.
Copyright Year	1998
Description	Author affiliation: Strategic CAD Labs., Intel Corp., Portland, OR, USA (Stevens, K.S.)
Abstract	Architecture and circuit design are the two most effective means of reducing power in CMOS VLSI. Mathematical manipulations have been applied to create a power efficient architecture of an FFT. This architecture has been implemented in asynchronous circuit technology that achieves significant power reduction over other FFT architectures. Multirate signal processing concepts are applied to the FFT to localize communication and remove the need for globally shared results in the FFT computation. A novel architecture is produced from the polyphase components that is mapped to an asynchronous implementation. The asynchronous design continues the localization of communication and can be designed using standard cell libraries such as radiation-tolerant libraries for space electronics. We present a methodology based on multirate signal processing techniques and asynchronous design style that supports significant reduction in power over conventional design practices. A test chip implementing part of this design has been fabricated and power comparisons have been made.
Starting Page	21
Ending Page	24
File Size	400274
Page Count	4
File Format	PDF
ISBN	0780344553
DOI	10.1109/ISCAS.1998.706798
Language	English
Publisher	Institute of Electrical and Electronics Engineers, Inc. (IEEE)
Publisher Date	1998-05-31
Publisher Place	USA
Access Restriction	Subscribed
Rights Holder	Institute of Electrical and Electronics Engineers, Inc. (IEEE)
Subject Keyword	Computer architecture Signal processing Libraries Signal design Circuit synthesis Very large scale integration Asynchronous circuits CMOS technology Communication standards Testing
Content Type	Text
Resource Type	Article

Sl.	Authority	Responsibilities	Communication Details
1	Ministry of Education (GoI), Department of Higher Education	Sanctioning Authority	https://www.education.gov.in/ict-initiatives
2	Indian Institute of Technology Kharagpur	Host Institute of the Project: The host institute of the project is responsible for providing infrastructure support and hosting the project	https://www.iitkgp.ac.in
3	National Digital Library of India Office, Indian Institute of Technology Kharagpur	The administrative and infrastructural headquarters of the project	Dr. B. Sutradhar bsutra@ndl.gov.in
4	Project PI / Joint PI	Principal Investigator and Joint Principal Investigators of the project	Dr. B. Sutradhar bsutra@ndl.gov.in Prof. Saswat Chakrabarti will be added soon
5	Website/Portal (Helpdesk)	Queries regarding NDLI and its services	support@ndl.gov.in
6	Contents and Copyright Issues	Queries related to content curation and copyright issues	content@ndl.gov.in
7	National Digital Library of India Club (NDLI Club)	Queries related to NDLI Club formation, support, user awareness program, seminar/symposium, collaboration, social media, promotion, and outreach	clubsupport@ndl.gov.in
8	Digital Preservation Centre (DPC)	Assistance with digitizing and archiving copyright-free printed books	dpc@ndl.gov.in
9	IDR Setup or Support	Queries related to establishment and support of Institutional Digital Repository (IDR) and IDR workshops	idr@ndl.gov.in

A mathematical approach to a low power fft architecture.

A Mathematical Approach To A Low Power Fft Architecture

A Mathematical Approach to a Low Power FFT Architecture (1998)

Low power VLSI CMOS circuit design

Design and VLSI implementation of an asynchronous low power microcontroller

The design of a low power asynchronous multiplier

Asynchronous design in dynamic CMOS

A state assignment approach to asynchronous CMOS circuit design

Testable VLSI circuit design of SIMD graphics engine

A mathematical approach to a low power FFT architecture

Similar Documents

A mathematical approach to a low power fft architecture.

A Mathematical Approach To A Low Power Fft Architecture

A Mathematical Approach to a Low Power FFT Architecture (1998)

Low power VLSI CMOS circuit design

Design and VLSI implementation of an asynchronous low power microcontroller

The design of a low power asynchronous multiplier

Asynchronous design in dynamic CMOS

A state assignment approach to asynchronous CMOS circuit design

Testable VLSI circuit design of SIMD graphics engine

A mathematical approach to a low power FFT architecture