NDLI: Circular-buffered architecture for Cellular Neural Networks-based analog Viterbi decoder

Content Provider	IEEE Xplore Digital Library
Author	Sah, M.P. Changju Yang Hong-rak Son In-Cheol Kim Hyongsuk Kim
Copyright Year	2010
Description	Author affiliation: Digital Multimedia & Commun. Div., Samsung Electron., Suwon, South Korea (In-Cheol Kim) \|\| Semicond. Div. & Flash Solution Team, Samsung Electron., Yongin, South Korea (Hong-rak Son) \|\| Div. of Electron. & Inf. Eng., Chonbuk Nat. Univ., Jeonju, South Korea (Sah, M.P.; Changju Yang; Hyongsuk Kim)
Abstract	The Cellular Neural Network (CNN) based analog Viterbi decoder with a circular-buffered architecture is proposed for decoding partial response maximum likelihood (PRML) signals. The Viterbi decoder is an error correcting method utilizing the dynamic programming which is an efficient algorithm for finding the optimal path with the identical local computation performed at each node. In the previous CNN-based analog Viterbi decoder, a circularly connected cylindrical structure was presented. In this paper, a multiplexer-based cellular 2D structure is presented in which positions of its decoding and output stages are fixed and a multiplexer which distributes input data sequence to appropriate CNN trellis stages is employed. The proposed CNN-based Viterbi decoder is simpler, requires less silicon area, higher speed and has better performance than the previous one. The principle of the new architecture is uncovered and its decoding performance is compared with that of the previous architecture in this paper.
Starting Page	1
Ending Page	6
File Size	767150
Page Count	6
File Format	PDF
ISBN	9781424466795
e-ISBN	9781424466801
DOI	10.1109/CNNA.2010.5430252
Language	English
Publisher	Institute of Electrical and Electronics Engineers, Inc. (IEEE)
Publisher Date	2010-02-03
Publisher Place	USA
Access Restriction	Subscribed
Rights Holder	Institute of Electrical and Electronics Engineers, Inc. (IEEE)
Subject Keyword	Cellular networks Cellular neural networks Neural networks Viterbi algorithm Maximum likelihood decoding Computer architecture Error correction Dynamic programming Multiplexing Silicon CNN PRML signal Viterbi decoder circular buffer architecture
Content Type	Text
Resource Type	Article

Sl.	Authority	Responsibilities	Communication Details
1	Ministry of Education (GoI), Department of Higher Education	Sanctioning Authority	https://www.education.gov.in/ict-initiatives
2	Indian Institute of Technology Kharagpur	Host Institute of the Project: The host institute of the project is responsible for providing infrastructure support and hosting the project	https://www.iitkgp.ac.in
3	National Digital Library of India Office, Indian Institute of Technology Kharagpur	The administrative and infrastructural headquarters of the project	Dr. B. Sutradhar bsutra@ndl.gov.in
4	Project PI / Joint PI	Principal Investigator and Joint Principal Investigators of the project	Dr. B. Sutradhar bsutra@ndl.gov.in Prof. Saswat Chakrabarti will be added soon
5	Website/Portal (Helpdesk)	Queries regarding NDLI and its services	support@ndl.gov.in
6	Contents and Copyright Issues	Queries related to content curation and copyright issues	content@ndl.gov.in
7	National Digital Library of India Club (NDLI Club)	Queries related to NDLI Club formation, support, user awareness program, seminar/symposium, collaboration, social media, promotion, and outreach	clubsupport@ndl.gov.in
8	Digital Preservation Centre (DPC)	Assistance with digitizing and archiving copyright-free printed books	dpc@ndl.gov.in
9	IDR Setup or Support	Queries related to establishment and support of Institutional Digital Repository (IDR) and IDR workshops	idr@ndl.gov.in

Very high speed Viterbi decoder with circularly connected analog CNN cell array

An Analog Viterbi Decoder for PRML using Analog Parallel Processing Circuits of the CNN

Maximum likelihood decoding of the partial response signal with analog parallel processing circuits of the CNN

Efficient scalable architectures for Viterbi decoders

State Transparent Convolutional Codes and Their Novel Maximum-Likelihood Decoding Algorithm

Soft-output decoding for concatenated error correction in high-order PRML channels

Maximum likelihood sequence estimation of communication signals by a Hopfield neural network

The neural decoder for convolutional codes on the mobile channel

A fast ACSU architecture for Viterbi decoder using T-algorithm

Circular-buffered architecture for Cellular Neural Networks-based analog Viterbi decoder

Similar Documents

Very high speed Viterbi decoder with circularly connected analog CNN cell array

An Analog Viterbi Decoder for PRML using Analog Parallel Processing Circuits of the CNN

Maximum likelihood decoding of the partial response signal with analog parallel processing circuits of the CNN

Efficient scalable architectures for Viterbi decoders

State Transparent Convolutional Codes and Their Novel Maximum-Likelihood Decoding Algorithm

Soft-output decoding for concatenated error correction in high-order PRML channels

Maximum likelihood sequence estimation of communication signals by a Hopfield neural network

The neural decoder for convolutional codes on the mobile channel

A fast ACSU architecture for Viterbi decoder using T-algorithm

Circular-buffered architecture for Cellular Neural Networks-based analog Viterbi decoder