NDLI: Voltage scalable GHz interface circuits for BiCMOS applications

Please wait, while we are loading the content...

2015 IEEE Bipolar/BiCMOS Circuits and Technology Meeting - BCTM

2014 IEEE Bipolar/BiCMOS Circuits and Technology Meeting (BCTM)

2013 IEEE Bipolar/BiCMOS Circuits and Technology Meeting (BCTM)

2012 IEEE Bipolar/BiCMOS Circuits and Technology Meeting (BCTM)

2011 IEEE Bipolar/BiCMOS Circuits and Technology Meeting

2010 IEEE Bipolar/BiCMOS Circuits and Technology Meeting (BCTM)

2009 IEEE Bipolar/BiCMOS Circuits and Technology Meeting

2008 IEEE Bipolar/BiCMOS Circuits and Technology Meeting

2007 IEEE Bipolar/BiCMOS Circuits and Technology Meeting

2006 Bipolar/BiCMOS Circuits and Technology Meeting

Proceedings of the Bipolar/BiCMOS Circuits and Technology Meeting, 2005.

Bipolar/BiCMOS Circuits and Technology, 2004. Proceedings of the 2004 Meeting

2003 Proceedings of the Bipolar/BiCMOS Circuits and Technology Meeting (IEEE Cat. No.03CH37440)

Proceedings of the Bipolar/BiCMOS Circuits and Technology Meeting

Proceedings of the 2001 BIPOLAR/BiCMOS Circuits and Technology Meeting (Cat. No.01CH37212)

Proceedings of the 2000 BIPOLAR/BiCMOS Circuits and Technology Meeting (Cat. No.00CH37124)

Proceedings of the 1999 Bipolar/BiCMOS Circuits and Technology Meeting (Cat. No.99CH37024)

Proceedings of the 1998 Bipolar/BiCMOS Circuits and Technology Meeting (Cat. No.98CH36198)

Proceedings of the 1997 Bipolar/BiCMOS Circuits and Technology Meeting

Proceedings of the 1996 BIPOLAR/BiCMOS Circuits and Technology Meeting

Proceedings of Bipolar/Bicmos Circuits and Technology Meeting

Proceedings of IEEE Bipolar/BiCMOS Circuits and Technology Meeting

Proceedings of IEEE Bipolar/BiCMOS Circuits and Technology Meeting

A 14-b 2.5 MSPS pipelined ADC with on chip EPROM

A low-power, high-speed, voltage-feedback operational amplifier on a low-cost 40 volt complementary bipolar technology

A 6.8 mA closed-loop monolithic buffer with 120 MHz bandwidth, 4000 V//spl mu/S slew rate and /spl plusmn/12 V signal compatibility

High fan-in circuit design

A novel sub-2.0 V BiCMOS logic circuit with a BiCMOS charge pump

A 1.1 V bootstrapped bipolar CMOS logic (B/sup 2/CMOS) for low power systems

A 4ns 0.5u BiCMOS TTL 22V10-PAL

A quasi-static approach for modeling the influence of emitter stored charge on the high frequency small signal a.c. response of bipolar transistors

Advanced modelling of distortion effects in bipolar transistors using the Mextram model

Modeling and simulation of package and interconnects

The analysis of silicon bipolar transistor scaling-down scheme for low noise and low power analog application

A high speed bipolar transistor using 2-step epitaxial base technology

Single crystal silicon contacted double self-aligned bipolar junction transistor by selective epitaxial growth

Comparison of polysilicon and silicon-carbon emitters with enhanced emitter efficiency

Advanced process technology for a 40-GHz fT self-aligned bipolar LSI

Design techniques for analog BiCMOS circuits

Fully analogue LMS adaptive notch filter in BiCMOS technology [SLIC appls]

A 1.3-ns 32-word by 32-bit three-port BiCMOS register file

A subnanosecond 64 Kb BiCMOS SRAM

Voltage scalable GHz interface circuits for BiCMOS applications

Silicon bipolar 14 Gb/s 1:4-demultiplexer IC regarding system requirements

An ECL gate with improved speed and low power in BiCMOS process

A fully-compensated APD circuit with 10:1 ratio between active and inactive current

A fully compensated active pull-down ECL circuit with self-adjusting driving capability

A speed, power, and supply noise evaluation of ECL driver circuits

Chip-level electro-thermal simulation of bipolar transistor circuits

Thermally induced current constriction in III-V heterojunction bipolar transistors

Measurements and simulations of breakdown phenomena in a voltage-scalable smart power complementary BiCMOS process

The effect of bipolar transistor in the switching dynamics of IGBTs in resonant converter applications

A new approach for extracting base width modulation parameters in bipolar transistors

SPICE Early modeling [bipolar transistors]

Accuracy of series resistances extraction schemes for polysilicon bipolar transistors

SiGe HBTs reach the microwave and millimeter-wave frontier

Design and realization of low-noise, high-gain Si-bipolar transimpedance preamplifiers for 10 Gb/s optical-fiber links

SiGe bipolar ICs for 20 Gb/s optical transmitter

A low local input power 1.9 GHz Si-bipolar quadrature modulator without any adjustment

A 2.7 V 800 MHz-2.1 GHz transceiver chipset for mobile radio applications in 25 GHz f/sub t/ Si-bipolar

High Q inductors for wireless applications in a complementary silicon bipolar process

An adjustment-free single-chip video signal processing LSI for VHS VCRs

The importance of including lattice self-heating and hot-carrier transport in BJT simulation

A physically based model for carrier freeze-out in Si- and SiGe-base bipolar transistors suitable for implementation in device simulators

BiCMOS h/sub fe/ degradation: causes and circuit solution

Excess collector current due to an oxide-trapped-charge-induced emitter in irradiated NPN BJTs

Simple technique for improving the hot-carrier reliability of single-poly bipolar transistors

Effect of current and voltage stress on the DC characteristics of SiGe-base heterojunction bipolar transistors

0.5 /spl mu/m silicon bipolar transistor technology for analog applications

52 GHz epitaxial base bipolar transistor with high Early voltage of 26.5 V with box-like base and retrograded collector impurity profiles

A double-polysilicon self-aligned npn bipolar process (ADRF) with optional NMOS transistors for RF and microwave applications

A 40 volt silicon complementary bipolar technology for high-precision and high-frequency analog circuits

Process integration technology for low process complexity BiCMOS using trench collector sink

A single-poly BiCMOS technology with 30 GHz bipolar f/sub T/

A high performance CBiCMOS with novel self-aligned vertical PNP transistors

Influence of back-end thermal processing on polysilicon-monosilicon contact resistance due to dopant deactivation

1993 Proceedings of IEEE Bipolar/BiCMOS Circuits and Technology Meeting

Proceedings of the 1992 Bipolar/BiCMOS Circuits and Technology Meeting

Voltage scalable GHz interface circuits for BiCMOS applications

Content Provider	IEEE Xplore Digital Library
Author	Chang, H. Kuen Fung Izzard, M. Scott, D.
Copyright Year	1993
Description	Author affiliation: Integrated Syst. Lab., Texas Instrum. Inc., Dallas, TX, USA (Chang, H.)
Abstract	As technology scales, the operating voltage of IC's will drop and chips on a common board may operate at different power supplies. In such a scenario, it becomes necessary for the high speed interface circuits to be not only compatible with a 3.3 V supply, but also with I/O levels of future chips that operate at even lower voltage supplies. This paper examines basic building blocks in communication designs operating at data rates above 2.5 Gbit/s. Our experimental results show that BiCMOS as a technology can be used to implement circuits operating at 2.5 V and below.
Starting Page	99
Ending Page	102
File Size	402626
Page Count	4
File Format	PDF
ISBN	078031316X
DOI	10.1109/BIPOL.1994.587870
Language	English
Publisher	Institute of Electrical and Electronics Engineers, Inc. (IEEE)
Publisher Date	1994-10-10
Access Restriction	Subscribed
Rights Holder	Institute of Electrical and Electronics Engineers, Inc. (IEEE)
Subject Keyword	BiCMOS integrated circuits Power supplies Low voltage Temperature Voltage control Feedback Instruments Integrated circuit technology CMOS technology Demultiplexing
Content Type	Text
Resource Type	Article

Central Library (ISO-9001:2015 Certified)
Indian Institute of Technology Kharagpur
Kharagpur, West Bengal, India | PIN - 721302

See location in the Map
03222 282435
Mail: support@ndl.gov.in

Sl.	Authority	Responsibilities	Communication Details
1	Ministry of Education (GoI), Department of Higher Education	Sanctioning Authority	https://www.education.gov.in/ict-initiatives
2	Indian Institute of Technology Kharagpur	Host Institute of the Project: The host institute of the project is responsible for providing infrastructure support and hosting the project	https://www.iitkgp.ac.in
3	National Digital Library of India Office, Indian Institute of Technology Kharagpur	The administrative and infrastructural headquarters of the project	Dr. B. Sutradhar bsutra@ndl.gov.in
4	Project PI / Joint PI	Principal Investigator and Joint Principal Investigators of the project	Dr. B. Sutradhar bsutra@ndl.gov.in Prof. Saswat Chakrabarti will be added soon
5	Website/Portal (Helpdesk)	Queries regarding NDLI and its services	support@ndl.gov.in
6	Contents and Copyright Issues	Queries related to content curation and copyright issues	content@ndl.gov.in
7	National Digital Library of India Club (NDLI Club)	Queries related to NDLI Club formation, support, user awareness program, seminar/symposium, collaboration, social media, promotion, and outreach	clubsupport@ndl.gov.in
8	Digital Preservation Centre (DPC)	Assistance with digitizing and archiving copyright-free printed books	dpc@ndl.gov.in
9	IDR Setup or Support	Queries related to establishment and support of Institutional Digital Repository (IDR) and IDR workshops	idr@ndl.gov.in