NDLI: FPGA implementation and testing of VXIbus interface hardware

Please wait, while we are loading the content...

2015 IEEE AUTOTESTCON

2014 IEEE AUTOTEST

2013 IEEE AUTOTESTCON

2012 IEEE AUTOTESTCON Proceedings

2011 IEEE AUTOTESTCON

2010 IEEE AUTOTESTCON

2009 IEEE AUTOTESTCON

2008 IEEE AUTOTESTCON

2007 IEEE Autotestcon

2006 IEEE Autotestcon

IEEE Autotestcon, 2005.

Proceedings AUTOTESTCON 2004.

Proceedings AUTOTESTCON 2003. IEEE Systems Readiness Technology Conference.

Proceedings, IEEE AUTOTESTCON

2001 IEEE Autotestcon Proceedings. IEEE Systems Readiness Technology Conference. (Cat. No.01CH37237)

2000 IEEE Autotestcon Proceedings. IEEE Systems Readiness Technology Conference. Future Sustainment for Military Aerospace (Cat. No.00CH37057)

1999 IEEE AUTOTESTCON Proceedings (Cat. No.99CH36323)

1998 IEEE AUTOTESTCON Proceedings. IEEE Systems Readiness Technology Conference. Test Technology for the 21st Century (Cat. No.98CH36179)

1997 IEEE Autotestcon Proceedings AUTOTESTCON '97. IEEE Systems Readiness Technology Conference. Systems Readiness Supporting Global Needs and Awareness in the 21st Century

Conference Record. AUTOTESTCON '96

Conference Record AUTOTESTCON '95. 'Systems Readiness: Test Technology for the 21st Century'

Proceedings of AUTOTESTCON '94

Diagnostic performance: The need for a new metric

Enhancing mission effectiveness through technology insertion: Advanced boresight equipment-A tri-service solution

FPGA implementation and testing of VXIbus interface hardware

A neural network approach to hierarchical analog fault diagnosis

Design of hierarchical testable digital architecture

A generalized algorithm for bounding fault detection probabilities in combinational circuits

Automatic calibration of test equipment

Innovations in measurement and calibration systems for depot readiness

New computers extend the life of deployed testers

Optimizing neural network technology for BIT applications

Electronic performance support systems

Embedded diagnostic system design using an automated diagnostic tool set

Virtual instruments for use in test systems development

Advanced fuel accessories test system (AFATS)

Integrated diagnostics for aircraft propulsion systems

Full operational electronic warfare testing at the flightline

Future fighter fable: A day in the life of a future fighter-How do we get there from here?

Cooking with VXI

Making a tester out of a heterogeneous collection of instruments

Honeywell STS2000 and Aerospatiale ATEC Series 6 new generation of avionics test systems

Relationship of fully automated electronic manufacturing, automatic electronic testing and the FCIM environment

Downsized testers use diverse new technologies

Ruggedizing a VXIbus card cage for transportable testers

Exploring maintenance alternatives for aging support equipment

Navy and joint service missile testing-A management update

B-2 automatic test equipment

SMART at Delta Air Lines, one user's experience and expectations

SMART: A successfull experience in the industry

Smart as the standard for test in the commercial air transport industry

Microelectronic component testing using circuit modeling

Test design compilers complement top down ASIC design

New probabilistic measures for accelerating the automatic test pattern generation algorithm

What is CALS all about?

Continuous process improvements and the use of quality control methodologies in the data item description process

A Bayesian approach to confidence in system testing

A data based testability analysis system

Integrating logic simulation and dependency modeling

Bridging the testability analysis/test program gap -An approach that builds on the Navy's integrated diagnostics support system

Applications of concurrent engineering

Hardware design-for-test process improvements and resulting testability tool requirements

The product test information model

ABBET's support for the full product life cycle

Future technology thrusts for ABBET standardization

Progress in specifying the ABBET ATLAS-level test procedure and operator/file interfaces

ATAG: A tri-service initiative

Integration of neural network technology in automated fault diagnosis equipment

The multicriterion nature of diagnosis

DARTS: An enabling technology for concurrent engineering

AEGIS ORTS - The first and future ultimate integrated diagnostic system

Workflow management combined with diagnostic and repair expert system tools for maintenance operations

A broad view of off-equipment integrated diagnostics

ATE technology trends

ATE evolution: How we slew the ATE giant

Standardization of commercial ATE in the army industrial environment

A capable "O" level IETM At last

Computerized economic analysis Generic decision model - A project management decision support tool for electronic assemblies logistic support options

Data collection in a two level maintenance environment

"Reinventing" career development

CASPER An expert system approach to TPS cost management

Quality first A model for TQM implementation and planning

ESQA: An automated TPS engineering and quality assurance tool

Integrated technology enhanced automatic test equipment with adaptive fault detection

Improved test and maintenance via concurrent engineering

Time stress measurement device use for on-board diagnostic support

An EDDM based toolset

Virtual instruments: The future of ATE is here today

ATE enabling technologies: Present and future

Automated inspection of through hole solder joints utilizing X-ray imaging

Virtual instruments in VXI

Extension of TISSS test methodology from chip level to board level for improved transportability and decreased life-cycle costs

Petroglyphic programmed test - Back to the future

Reconstruction of trace map of a circuit card assembly based on fuzzy pattern recognition

Manufacturing defects testing of a multi-chip-module using IEEE 1149.1 boundary scan test and embedded built-in test software

IEEE P1149.5 standard module test and maintenance bus

Adding boundary-scan test capability to an existing multi-strategy tester

A VHDL synthesis approach to the IEEE P1149.5 bus standard

An alternative fault-detection method using predictive sensitivity

TPS life cycle improvements using artificial intelligence

Printed circuit board diagnosis using artificial neural networks and circuit magnetic fields

Description of the consolidated automated support system (CASS) electro-optical subsystem (EOSS)

Mission relevant testing

Enhancing mission effectiveness through electro-optical systems readiness: IFTE CTS-EOA system requirements

Implementing diagnostics in a standard ATE environment

TPS command file generator (AFATS)

Windows based test development

Improvement of test program set development and customer compliance using the interactive test step generator (ITSG)

Object oriented CASE: The TPS life cycle evolution

Design and implementation of the multilevel test philosophy

Converting test requirements into test program sets

Automatic test program generation using graphical tools for producing factory and CASS ATLAS test code

Managing automatic test systems in the 90's

Test development tools framework

Flyable fiber-optic radar target generator

MMS response to rapid RF ATE development needs

Conference Record AUTOTESTCON '92: The IEEE Systems Readiness Technology Conference

Conference Record AUTOTESTCON '91 IEEE Systems Readiness Technology Conference Improving Systems Effectiveness in the Changing Environment of the '90s

IEEE Conference on Systems Readiness Technology, 'Advancing Mission Accomplishment'.

IEEE Automatic Testing Conference.The Systems Readiness Technology Conference. Automatic Testing in the Next Decade and the 21st Century. Conference Record.

AUTOTESTCON '88. Symposium Proceedings IEEE International Automatic Testing Conference, Futuretest.

International Automatic Testing Conference AUTOTESTCON '78.

FPGA implementation and testing of VXIbus interface hardware

Content Provider	IEEE Xplore Digital Library
Author	Mehta, K.K. Randal, V.T.
Copyright Year	1993
Description	Author affiliation: Div. of Eng., Texas Univ., San Antonio, TX, USA (Mehta, K.K.; Randal, V.T.)
Abstract	This paper reports on evaluation of field programmable gate array (FPGA) technology applied to the implementation and testing of VXIbus interface circuitry. Using FPGAs, all the logic of a general purpose breadboard (Hewlett-Packard E1399A) can be fit into a single low-cost gate array package (Xilinx XC4000) with attendant savings in board space. Functions implemented using the FPGA include: (1) data transfer acknowledge (DTACK) state machine; (2) interrupt knowledge state machine, and (3) general interface logic including registers. This results in a reliable, flexible, and testable design that provides the interface between the VXIbus and the user's custom circuitry.<>
Starting Page	707
Ending Page	713
File Size	492885
Page Count	7
File Format	PDF
ISBN	0780306465
DOI	10.1109/AUTEST.1993.396285
Language	English
Publisher	Institute of Electrical and Electronics Engineers, Inc. (IEEE)
Publisher Date	1993-09-20
Publisher Place	USA
Access Restriction	Subscribed
Rights Holder	Institute of Electrical and Electronics Engineers, Inc. (IEEE)
Subject Keyword	Field programmable gate arrays Hardware Registers Circuit testing Logic devices Programmable logic arrays Backplanes Space technology Logic arrays Decoding
Content Type	Text
Resource Type	Article

Central Library (ISO-9001:2015 Certified)
Indian Institute of Technology Kharagpur
Kharagpur, West Bengal, India | PIN - 721302

See location in the Map
03222 282435
Mail: support@ndl.gov.in

Sl.	Authority	Responsibilities	Communication Details
1	Ministry of Education (GoI), Department of Higher Education	Sanctioning Authority	https://www.education.gov.in/ict-initiatives
2	Indian Institute of Technology Kharagpur	Host Institute of the Project: The host institute of the project is responsible for providing infrastructure support and hosting the project	https://www.iitkgp.ac.in
3	National Digital Library of India Office, Indian Institute of Technology Kharagpur	The administrative and infrastructural headquarters of the project	Dr. B. Sutradhar bsutra@ndl.gov.in
4	Project PI / Joint PI	Principal Investigator and Joint Principal Investigators of the project	Dr. B. Sutradhar bsutra@ndl.gov.in Prof. Saswat Chakrabarti will be added soon
5	Website/Portal (Helpdesk)	Queries regarding NDLI and its services	support@ndl.gov.in
6	Contents and Copyright Issues	Queries related to content curation and copyright issues	content@ndl.gov.in
7	National Digital Library of India Club (NDLI Club)	Queries related to NDLI Club formation, support, user awareness program, seminar/symposium, collaboration, social media, promotion, and outreach	clubsupport@ndl.gov.in
8	Digital Preservation Centre (DPC)	Assistance with digitizing and archiving copyright-free printed books	dpc@ndl.gov.in
9	IDR Setup or Support	Queries related to establishment and support of Institutional Digital Repository (IDR) and IDR workshops	idr@ndl.gov.in