NDLI: Tutorial on use of VHDL for description of digital systems

Please wait, while we are loading the content...

Proceedings Eleventh Annual IEEE International ASIC Conference (Cat. No.98TH8372)

Proceedings. Tenth Annual IEEE International ASIC Conference and Exhibit (Cat. No.97TH8334)

Proceedings Ninth Annual IEEE International ASIC Conference and Exhibit

Proceedings of Eighth International Application Specific Integrated Circuits Conference

Proceedings Seventh Annual IEEE International ASIC Conference and Exhibit

Sixth Annual IEEE International ASIC Conference and Exhibit

[1992] Proceedings. Fifth Annual IEEE International ASIC Conference and Exhibit

[1991] Proceedings Fourth Annual IEEE International ASIC Conference and Exhibit

Embedded test structures reduce ASIC time-to-market

A graph theoretic approach to the clock distribution problem

Experimental studies of metastability behaviors of sub-micron CMOS ASIC flip flops

Evaluation of a technology for a synchronous application

Issues in designing high-frequency systems with ASICs

A novel homogeneous BiCMOS gate array architecture and its application to a sub-micron gate array family

Circuit design for full scan ATPG

FISTEM: a CAD tool for synthesis of easily testable FSM

An ASIC level BIST implementation for system level testing

A testable model for stoppable clock ASICS

Explicit elimination of easy-to-test faults in a sequential test generator

A new hierarchical approach to test-pattern generation

High performance micropower op amps using semi-custom analog arrays

A high-performance LED array driver ASIC with programmable thermal coefficients

Design and simulation of BiCMOS opamp

A fully integrated CMOS chopper amplifier

A cell based super low power CMOS crystal oscillator with 'on chip' tuning capacitors

Integrating low power and high voltage custom analog with traditional digital CMOS standard cells

High-performance analog module generation using nonlinear optimization

A fully differential op-amp topology with improved PSRR and CMRR

High frequency power supply rejection in analog circuits

Ground bounce and reduction techniques (CMOS VLSI)

Low noise digital logic techniques

Finite state machine optimization algorithms for pipelined data path controllers

High-performance CMOS arithmetic coprocessor integral-3C87

A single-chip encryption processor for ISDN multimedia communications

A reconfigurable data path processor

An ASIC CAM design for associative set processors

Special purpose register array for real-time image processing

Automation versus education (chip design process)

A PLA emulation laboratory

Integration of ASIC design tools into an undergraduate electrical engineering program

An undergraduate full-custom CMOS VLSI design course: CAD tools, fabrication, at MOSIS, and project examples

CAD tools in an ASIC course

MicroSystems education and a 'silicon encyclopedia' project

A color video camera using FPGA video processor

The EPS464-a function specific EPLD for the synthesis of complex waveforms and control applications

PLDs ease multiprocessor system design

FPGA implementation of the BH8000 wormhole router

PLD implements cache control for a 33-MHz 80486

ASIC vs. programmable logic devices (PLDs) for low complexity designs

Using structural modeling to guarantee timing consistency

Clock layout for high-performance ASIC based on weighted center algorithm

Stimulus generation using the test pattern development language

Advanced library characterization for high-performance ASIC

A high level simulator feasible for reliability analysis of VLSI circuits

CAE techniques for GaAs ASIC design

Memorist: a diffused CMOS SRAM compiler for gate array applications

Automation of user-specific ASIC library development

Timing issues related to the automated placement and routing of high performance ASICs

On clock routing for general cell layouts

Single-layer global routing

Routability design for sea-of-cells

Random walks for circuit clustering

An experimental evaluation of partitioning algorithms

Controller synthesis for application specific digital signal processors

Timing optimization of MOS combinational networks

High level synthesis of data driven ASICs

The Exemplar Logic synthesis system: a logic synthesis tool for field programmable gate arrays

Incremental timing optimization during multiple stages of logic synthesis

Tutorial on use of VHDL for description of digital systems

ASIC design in a mixed-tool environment

Selection assistant system for gate array user

ASIC design methodology for conversion of standard products

Triple metal routing methodology for ASIC sea-of-cells design

AFMG: automatic functional model generation system for digital simulation

Power calculation for CMOS gate arrays

Design considerations for Cross Check foundations and libraries

A vertically integrated test methodology based on JTAG IEEE 1149.1 Standard Interface

Testing of imbedded memories in ASICs

Interconnect testing using BIST embedded in IEEE 1149.1 designs

Toshiba IEEE 1149.1 (JTAG) development summary

A BiCMOS tristate buffer for high-speed microprocessor VLSI

A 13-bit cell for mixed signal ASIC designs

Improved DC matching of CMOS circuits using Rotational Symmetry

Mixed-signal ASIC for increased definition television (IDTV) applications

Rapid prototyping of mixed-signal ASICs

Clock tree synthesis for high performance ASICs

A 0.8 mu m 29000 gate BICMOS-ECL mixed array with 40 kb/5 ns embedded SRAM

Gate arrays simplify translation between high speed logic families

A sub-micron ECL gate array family

A multi-chip module substrate testing algorithm

Performance evaluation of cascadable built-in tester for large I/O multichip modules

The pin redistribution problem in multi-chip modules

Feasibility estimation and cost optimization for multichip module technologies

Functional block design using VHDL simulation and synthesis

Behavioral VHDL transistor slope models

Partial silicon compilation of recursive digital filters using VHDL

Multiple mixed-level HDL generation from schematics for ASIC design

Describing controlling hardware in VHDL

VHDL-A management overview

Using optimization in circuit design to improve the yield and circuit performance

Tutorial for computer aided diagnostic E-beam testing of ASIC's

Test generation algorithms

CAE simulation tool selection criteria for today's ASIC designs

A generalized extraction system for VLSI

A large dynamic range photodetector array for acousto-optic spectrum analyzers

1-micron ASIC technology achieves greater than 4000 volts electrostatic discharge protection

Radiation and life test procedures for military and aerospace ASIC components

ASIC design system for radiation environments

CCSDS encoder for space applications

A 20 MHz low power CMOS ASIC for a 1553 bus interface unit

A fast implementation of the distributed arithmetic discrete Fourier transform

Implementation of a high-speed FIR filter using a BiCMOS-ECL mixed gate array with embedded SRAM

Single-chip FIR adaptive filter using CMOS analog circuits

Filter structure prototyping using the LCA

TUTCA configurable logic cell array architecture

VLSI echo cancellation filter

A 25 MHz 5*7 spatial filter chip for realtime image processing

Understanding PLD parameter specifications

A technology-independent approach to programmable logic design

The BEDROC high level synthesis system

Fast partitioning method for PLA-based architectures

A new approach to the problem of PLA partitioning using the theory of the principal lattice of partitions of a submodular function

Architectural innovations for high performance in PLDs

A methodology for programmable logic migration to ASICs including automatic scan chain insertion and ATPG

Two 30 K transistor, 165 MHz ASICs for high speed data transmission

ASIC clock distribution using a phase locked loop (PLL)

A low power clock distribution scheme for complex IC system

The design and testing of a 600000 transistor standard cell ASIC for the Raycasting Engine

ASIC applications in computed tomography systems

A 32-bit CMOS numerically controlled oscillator ASIC exceeds 234 MHz

A 650-MHz communications receiver implemented using CMOS ASICs

Self-timed digital systems

Tutorial: overview of programmable IC architectures

Power dissipation of CMOS ASICs

Pre-design ASIC device evaluation

Proceedings. Fourth Annual IEEE International ASIC Conference and Exhibit (Cat. No.91TH0379-8)

Tutorial on use of VHDL for description of digital systems

Content Provider	IEEE Xplore Digital Library
Author	Navabi, Z. Day, S.
Copyright Year	1991
Description	Author affiliation: Dept. of Electr. & Comput. Eng., Northeastern Univ., Boston, MA, USA (Navabi, Z.; Day, S.)
Abstract	A tutorial view of VHDL (VHSIC hardware description language), the IEEE standard for hardware description, is presented. The use of the language for bottom-up system design is emphasized. The tutorial describes simple components and uses these descriptions in a complete system design. Elaborating upon the language constructs, the system design example exhibits the use of VHDL as a design tool for the description of hardware. The application of VHDL in state machine design is expanded upon in the design of a controller. In finalizing the system design, the data unit and control unit are connected to form an eight bit serial multiplier.<>
File Size	664832
File Format	PDF
ISBN	0780301013
DOI	10.1109/ASIC.1991.242904
Language	English
Publisher	Institute of Electrical and Electronics Engineers, Inc. (IEEE)
Publisher Date	1991-09-23
Access Restriction	Subscribed
Rights Holder	Institute of Electrical and Electronics Engineers, Inc. (IEEE)
Subject Keyword	Tutorial Digital systems Hardware design languages Documentation System testing Design engineering Circuit testing Standards development Very high speed integrated circuits Control systems
Content Type	Text
Resource Type	Article

Central Library (ISO-9001:2015 Certified)
Indian Institute of Technology Kharagpur
Kharagpur, West Bengal, India | PIN - 721302

See location in the Map
03222 282435
Mail: support@ndl.gov.in

Sl.	Authority	Responsibilities	Communication Details
1	Ministry of Education (GoI), Department of Higher Education	Sanctioning Authority	https://www.education.gov.in/ict-initiatives
2	Indian Institute of Technology Kharagpur	Host Institute of the Project: The host institute of the project is responsible for providing infrastructure support and hosting the project	https://www.iitkgp.ac.in
3	National Digital Library of India Office, Indian Institute of Technology Kharagpur	The administrative and infrastructural headquarters of the project	Dr. B. Sutradhar bsutra@ndl.gov.in
4	Project PI / Joint PI	Principal Investigator and Joint Principal Investigators of the project	Dr. B. Sutradhar bsutra@ndl.gov.in Prof. Saswat Chakrabarti will be added soon
5	Website/Portal (Helpdesk)	Queries regarding NDLI and its services	support@ndl.gov.in
6	Contents and Copyright Issues	Queries related to content curation and copyright issues	content@ndl.gov.in
7	National Digital Library of India Club (NDLI Club)	Queries related to NDLI Club formation, support, user awareness program, seminar/symposium, collaboration, social media, promotion, and outreach	clubsupport@ndl.gov.in
8	Digital Preservation Centre (DPC)	Assistance with digitizing and archiving copyright-free printed books	dpc@ndl.gov.in
9	IDR Setup or Support	Queries related to establishment and support of Institutional Digital Repository (IDR) and IDR workshops	idr@ndl.gov.in