NDLI: A new method for Test and Design Multistage Power Amplifiers using Load Pull data

Content Provider	IEEE Xplore Digital Library
Author	Tsironis, C. Li, Bing Dubouil, D. Henin, A.
Copyright Year	1999
Description	Author affiliation: Focus Microwaves, Inc., Ville St. Laurent, Quebec, Canada (Li, Bing; Dubouil, D.; Henin, A.) \|\| Focus Microwaves, Inc., Ville St. Laurent, Quebec, Canada; Focus Microwaves, Inc. 970 Montee de Liesse #308 St. Laurent, Quebec, H4T-1W7, Canada Tel: 514-335-6227, Fax: 514-336-6287, Email: christos@axess.com (Tsironis, C.)
Abstract	We propose a multistage power amplifier design method based on nonlinear load pull testing and contouring of power transistors. The new technique only requires load pull and S-parameter testing capability, which can be launched from the design program itself. A scaling feature allows the determination of the best test conditions for devices to be used in multiple stage circuits. Load Pull data are measured for swept input power in order to allow interstage power matching, which then happens automatically. The output power generated by the first stage of the two-stage amplifiers serves to identify the input power level for the second stage data, which are already part of the measurement. No knowledge of the transistor¿s nonlinear behavior, except for load pull data, is required for accurate amplifier design. Harmonic load information can be added and considered in the design. Test data for the design include load pull contours of Output Power, Efficiency, Intermod, ACPR (CDMA) etc. measured for full input power sweeps over the entire load impedance range. The universality of data that can be used for design proves the utility and advantage of the method compared to nonlinear modeling. In the process of network optimization the actual driver stage output power is computed and used as its input power for the second stage which then generates the overall output power contours. Because the technique only uses measured data and interpolation routines, it is very fast. 1000 circuit optimizations are carried through in less than 2-5 seconds.
Starting Page	1
Ending Page	4
File Size	790120
Page Count	4
File Format	PDF
ISBN	0780356861
DOI	10.1109/ARFTG.1999.327335
Language	English
Publisher	Institute of Electrical and Electronics Engineers, Inc. (IEEE)
Publisher Date	1999-06-17
Publisher Place	USA
Access Restriction	Subscribed
Rights Holder	Institute of Electrical and Electronics Engineers, Inc. (IEEE)
Subject Keyword	Power amplifiers Power generation Circuit testing Power measurement Design methodology Power transistors Scattering parameters Multiaccess communication Impedance measurement Driver circuits
Content Type	Text
Resource Type	Article

Sl.	Authority	Responsibilities	Communication Details
1	Ministry of Education (GoI), Department of Higher Education	Sanctioning Authority	https://www.education.gov.in/ict-initiatives
2	Indian Institute of Technology Kharagpur	Host Institute of the Project: The host institute of the project is responsible for providing infrastructure support and hosting the project	https://www.iitkgp.ac.in
3	National Digital Library of India Office, Indian Institute of Technology Kharagpur	The administrative and infrastructural headquarters of the project	Dr. B. Sutradhar bsutra@ndl.gov.in
4	Project PI / Joint PI	Principal Investigator and Joint Principal Investigators of the project	Dr. B. Sutradhar bsutra@ndl.gov.in Prof. Saswat Chakrabarti will be added soon
5	Website/Portal (Helpdesk)	Queries regarding NDLI and its services	support@ndl.gov.in
6	Contents and Copyright Issues	Queries related to content curation and copyright issues	content@ndl.gov.in
7	National Digital Library of India Club (NDLI Club)	Queries related to NDLI Club formation, support, user awareness program, seminar/symposium, collaboration, social media, promotion, and outreach	clubsupport@ndl.gov.in
8	Digital Preservation Centre (DPC)	Assistance with digitizing and archiving copyright-free printed books	dpc@ndl.gov.in
9	IDR Setup or Support	Queries related to establishment and support of Institutional Digital Repository (IDR) and IDR workshops	idr@ndl.gov.in

A New Method to Test and Design Multistage Power Amplifiers Using Load Pull Data

Power Transistor Amplifier Design Using Large-Signal S Parameters

High power load pull with X-parameters - a new paradigm for modeling and design

Load-pull measurements of differential amplifiers

Design considerations for feedback amplifiers

Design of high efficiency power amplifier using DC and small-signal S-parameter measurements

Measurement of Large Signal Device Input Impedance During Load Pull

Transistor Large-Signal Scattering Parameters and Application in Microwave Circuit Design

New Solid State Power Amplifiers Design Using Large Signal S Parameters

A new method for Test and Design Multistage Power Amplifiers using Load Pull data

Similar Documents

A New Method to Test and Design Multistage Power Amplifiers Using Load Pull Data

Power Transistor Amplifier Design Using Large-Signal S Parameters

High power load pull with X-parameters - a new paradigm for modeling and design

Load-pull measurements of differential amplifiers

Design considerations for feedback amplifiers

Design of high efficiency power amplifier using DC and small-signal S-parameter measurements

Measurement of Large Signal Device Input Impedance During Load Pull

Transistor Large-Signal Scattering Parameters and Application in Microwave Circuit Design

New Solid State Power Amplifiers Design Using Large Signal S Parameters

A new method for Test and Design Multistage Power Amplifiers using Load Pull data