NDLI: Effect of voltage sags on adjustable speed drives-a critical evaluation and an approach to improve its performance

Content Provider	IEEE Xplore Digital Library
Author	Duran-Gomez, J.L. Enjeti, P.N. Byeong Ok Woo
Copyright Year	1999
Description	Author affiliation: Dept. of Electr. Eng., Texas A&M Univ., College Station, TX, USA (Duran-Gomez, J.L.)
Abstract	In this paper, a critical evaluation of the effect of voltage sags on adjustable speed drives (ASDs) is presented. In particular the DC-link voltage variation under voltage sag and its dependence on source impedance, DC-link inductance and output load is computed. It is shown that for larger source impedance, the DC-link voltage variation under a voltage sag is also large and increases the susceptibility of an ASD and may result in a nuisance trip. The results from the analysis are plotted in per unit quantities and serve as a design guide to assess ASD performance for a variety of sags. In order to improve the performance of ASDs, this paper proposes an integrated boost converter approach. This approach provides ridethrough to critical ASD load during voltage sags without any additional energy storage device. Upon detection of a voltage sag the boost converter operates with suitable duty ratio and maintains the DC-link voltage within acceptable limits. This prevents nuisance tripping and facilitates continuous operation of critical ASD load at rated torque. The proposed integrated boost converter does not introduce any additional semiconductors in the series path of the power flow and is low in cost. A commercially available 480 V, 22 kVA ASD is modified with the integrated boost converter approach and details are discussed. Analysis, simulation and experimental performance of the ridethrough approach are presented.
Starting Page	774
Ending Page	780
File Size	905724
Page Count	7
File Format	PDF
ISBN	0780351606
DOI	10.1109/APEC.1999.750456
Language	English
Publisher	Institute of Electrical and Electronics Engineers, Inc. (IEEE)
Publisher Date	1999-03-14
Publisher Place	USA
Access Restriction	Subscribed
Rights Holder	Institute of Electrical and Electronics Engineers, Inc. (IEEE)
Subject Keyword	Power quality Variable speed drives Voltage fluctuations Impedance Performance analysis Power system stability Inductance Energy storage Torque Load flow
Content Type	Text
Resource Type	Article

Sl.	Authority	Responsibilities	Communication Details
1	Ministry of Education (GoI), Department of Higher Education	Sanctioning Authority	https://www.education.gov.in/ict-initiatives
2	Indian Institute of Technology Kharagpur	Host Institute of the Project: The host institute of the project is responsible for providing infrastructure support and hosting the project	https://www.iitkgp.ac.in
3	National Digital Library of India Office, Indian Institute of Technology Kharagpur	The administrative and infrastructural headquarters of the project	Dr. B. Sutradhar bsutra@ndl.gov.in
4	Project PI / Joint PI	Principal Investigator and Joint Principal Investigators of the project	Dr. B. Sutradhar bsutra@ndl.gov.in Prof. Saswat Chakrabarti will be added soon
5	Website/Portal (Helpdesk)	Queries regarding NDLI and its services	support@ndl.gov.in
6	Contents and Copyright Issues	Queries related to content curation and copyright issues	content@ndl.gov.in
7	National Digital Library of India Club (NDLI Club)	Queries related to NDLI Club formation, support, user awareness program, seminar/symposium, collaboration, social media, promotion, and outreach	clubsupport@ndl.gov.in
8	Digital Preservation Centre (DPC)	Assistance with digitizing and archiving copyright-free printed books	dpc@ndl.gov.in
9	IDR Setup or Support	Queries related to establishment and support of Institutional Digital Repository (IDR) and IDR workshops	idr@ndl.gov.in