NDLI: Reconfigurable Cluster-Based Networks-on-Chip for Application-Specific MPSoCs

Content Provider	IEEE Xplore Digital Library
Author	Modarressi, M. Sarbazi-Azad, H.
Copyright Year	2012
Abstract	In this paper, we propose a reconfigurable NoC in which a customized topology for a given application can be implemented. In this NoC, the nodes are grouped into some clusters interconnected by a reconfigurable communication infrastructure. The nodes inside a cluster are connected by a fixed topology. From the traffic management perspective, this structure benefits from the interesting characteristics of the mesh topology (efficient handling of local traffic where each node communicates with its neighbors), while avoids its drawbacks (the lack of short paths between remotely located nodes). We then present a design flow that maps the frequently communicating tasks of a given application into the same cluster and exploits the reconfigurable connections to set up appropriate inter-cluster links. The evaluation results show the power- and performance-efficiency of the proposed NoC.
Starting Page	153
Ending Page	156
File Size	532558
Page Count	4
File Format	PDF
ISBN	9781467322430
ISSN	2160052X
e-ISBN	9780769547688
DOI	10.1109/ASAP.2012.32
Language	English
Publisher	Institute of Electrical and Electronics Engineers, Inc. (IEEE)
Publisher Date	2012-07-09
Publisher Place	Netherlands
Access Restriction	Subscribed
Rights Holder	Institute of Electrical and Electronics Engineers, Inc. (IEEE)
Subject Keyword	Topology Clustering algorithms GSM Partitioning algorithms Network topology Algorithm design and analysis Computer architecture topology reconfigurable cluster-based
Content Type	Text
Resource Type	Article

Sl.	Authority	Responsibilities	Communication Details
1	Ministry of Education (GoI), Department of Higher Education	Sanctioning Authority	https://www.education.gov.in/ict-initiatives
2	Indian Institute of Technology Kharagpur	Host Institute of the Project: The host institute of the project is responsible for providing infrastructure support and hosting the project	https://www.iitkgp.ac.in
3	National Digital Library of India Office, Indian Institute of Technology Kharagpur	The administrative and infrastructural headquarters of the project	Dr. B. Sutradhar bsutra@ndl.gov.in
4	Project PI / Joint PI	Principal Investigator and Joint Principal Investigators of the project	Dr. B. Sutradhar bsutra@ndl.gov.in Prof. Saswat Chakrabarti will be added soon
5	Website/Portal (Helpdesk)	Queries regarding NDLI and its services	support@ndl.gov.in
6	Contents and Copyright Issues	Queries related to content curation and copyright issues	content@ndl.gov.in
7	National Digital Library of India Club (NDLI Club)	Queries related to NDLI Club formation, support, user awareness program, seminar/symposium, collaboration, social media, promotion, and outreach	clubsupport@ndl.gov.in
8	Digital Preservation Centre (DPC)	Assistance with digitizing and archiving copyright-free printed books	dpc@ndl.gov.in
9	IDR Setup or Support	Queries related to establishment and support of Institutional Digital Repository (IDR) and IDR workshops	idr@ndl.gov.in

Application-specific network-on-chip architecture based on Small-World

A new application mapping algorithm for mesh based Network-on-Chip design

Floorplanning and topology generation for application-specific Network-on-Chip

An Application Mapping Technique for Butterfly-Fat-Tree Network-on-Chip

Configuring algorithm for reconfigurable Network-on-Chip architecture

A two-phase floorplanning approach for Application-specific Network-on-Chip

Application-specific networks-on-chip topology customization using network partitioning

A new application mapping strategy for Mesh-of-Tree based Network-on-Chip

Application-specific Network-on-Chip architecture synthesis based on set partitions and Steiner Trees

Reconfigurable Cluster-Based Networks-on-Chip for Application-Specific MPSoCs

Similar Documents

Application-specific network-on-chip architecture based on Small-World

A new application mapping algorithm for mesh based Network-on-Chip design

Floorplanning and topology generation for application-specific Network-on-Chip

An Application Mapping Technique for Butterfly-Fat-Tree Network-on-Chip

Configuring algorithm for reconfigurable Network-on-Chip architecture

A two-phase floorplanning approach for Application-specific Network-on-Chip

Application-specific networks-on-chip topology customization using network partitioning

A new application mapping strategy for Mesh-of-Tree based Network-on-Chip

Application-specific Network-on-Chip architecture synthesis based on set partitions and Steiner Trees

Reconfigurable Cluster-Based Networks-on-Chip for Application-Specific MPSoCs