NDLI: Low energy motion estimation via selective aproximations

Content Provider	IEEE Xplore Digital Library
Author	Emre, Y. Chakrabarti, C.
Copyright Year	2011
Description	Author affiliation: School of Electrical, Computer and Energy Engineering, Arizona State University, Tempe, 85287, USA (Emre, Y.; Chakrabarti, C.)
Abstract	This paper presents a novel sum of absolute difference (SAD) scheme that significantly reduces the energy consumption of the motion estimation kernel in video coders. The proposed scheme exploits the facts that most of the absolute difference (AD) calculations result in small values, and most of the large AD values do not contribute to the SAD values of the blocks that are selected. Thus the large AD values can be approximated, resulting in lower critical path delay and lower energy consumption of the SAD unit. In addition, the proposed scheme truncates one lower order bit and variants of this scheme implement sub-sampling to further reduce the energy consumption. Performance of the proposed technique is evaluated using the H.264 video encoding framework. Simulation results show 37.5% reduction in energy consumption at nominal voltage and 68% energy reduction for iso-throughput compared to the conventional implementation with only 0.06% drop in PSNR and 1.8% increase in compressed data rate. With an additional ½ sub-sampling, the proposed scheme achieves 90% reduction in energy consumption with 0.6% reduction in PSNR and 6.5% increase in compressed data rate.
Starting Page	176
Ending Page	183
File Size	1274780
Page Count	8
File Format	PDF
ISBN	9781457712913
ISSN	2160052X
e-ISBN	9781457712920
e-ISBN	9781457712906
DOI	10.1109/ASAP.2011.6043266
Language	English
Publisher	Institute of Electrical and Electronics Engineers, Inc. (IEEE)
Publisher Date	2011-09-11
Publisher Place	USA
Access Restriction	Subscribed
Rights Holder	Institute of Electrical and Electronics Engineers, Inc. (IEEE)
Subject Keyword	Video sequences Energy consumption PSNR Computer architecture Degradation Delay Motion estimation Low Energy Implementation Motion Estimation Error Resiliency
Content Type	Text
Resource Type	Article

Sl.	Authority	Responsibilities	Communication Details
1	Ministry of Education (GoI), Department of Higher Education	Sanctioning Authority	https://www.education.gov.in/ict-initiatives
2	Indian Institute of Technology Kharagpur	Host Institute of the Project: The host institute of the project is responsible for providing infrastructure support and hosting the project	https://www.iitkgp.ac.in
3	National Digital Library of India Office, Indian Institute of Technology Kharagpur	The administrative and infrastructural headquarters of the project	Dr. B. Sutradhar bsutra@ndl.gov.in
4	Project PI / Joint PI	Principal Investigator and Joint Principal Investigators of the project	Dr. B. Sutradhar bsutra@ndl.gov.in Prof. Saswat Chakrabarti will be added soon
5	Website/Portal (Helpdesk)	Queries regarding NDLI and its services	support@ndl.gov.in
6	Contents and Copyright Issues	Queries related to content curation and copyright issues	content@ndl.gov.in
7	National Digital Library of India Club (NDLI Club)	Queries related to NDLI Club formation, support, user awareness program, seminar/symposium, collaboration, social media, promotion, and outreach	clubsupport@ndl.gov.in
8	Digital Preservation Centre (DPC)	Assistance with digitizing and archiving copyright-free printed books	dpc@ndl.gov.in
9	IDR Setup or Support	Queries related to establishment and support of Institutional Digital Repository (IDR) and IDR workshops	idr@ndl.gov.in

Variation-Tolerant Motion Estimation Architecture

Error-tolerance evaluation and design techniques for motion estimation computing arrays

A Subsample-based Motion Estimation for Quality-Stationary Video Coding

Selective Search Area Reuse Algorithm for Low External Memory Access Motion Estimation

Low-complexity algorithm and architecture for block-based motion estimation via one-bit transforms

Low power motion estimation algorithm based on temporal correlation and its architecture

Search Area Selective Reuse Algorithm in Motion Estimation

HW/SW FPGA Architecture for a Flexible Motion Estimation

Efficient motion estimation using edge-based binary block-matching and refinement based on motion vector correlation

Low energy motion estimation via selective aproximations

Similar Documents

Variation-Tolerant Motion Estimation Architecture

Error-tolerance evaluation and design techniques for motion estimation computing arrays

A Subsample-based Motion Estimation for Quality-Stationary Video Coding

Selective Search Area Reuse Algorithm for Low External Memory Access Motion Estimation

Low-complexity algorithm and architecture for block-based motion estimation via one-bit transforms

Low power motion estimation algorithm based on temporal correlation and its architecture

Search Area Selective Reuse Algorithm in Motion Estimation

HW/SW FPGA Architecture for a Flexible Motion Estimation

Efficient motion estimation using edge-based binary block-matching and refinement based on motion vector correlation

Low energy motion estimation via selective aproximations