NDLI: A floating-point CORDIC based SVD processor

Content Provider	IEEE Xplore Digital Library
Author	Liu, Z. Dickson, K. McCanny, J.V.
Copyright Year	2003
Description	Author affiliation: DSiP Lab., Queen's Univ. of Belfest, Belfast, UK (Liu, Z.; Dickson, K.; McCanny, J.V.)
Abstract	An SVD processor system is presented in which each processing element is implemented using a simple CORDIC unit. The internal recursive loop within the CORDIC module is exploited, with pipelining being used to multiplex the two independent microrotations onto a single CORDIC processor. This leads to a high performance and efficient hardware architecture. In addition, a novel method for scale factor correction is presented which only need be applied once at the end of the computation. This also reduces the computation time. The net result is an SVD architecture based on a conventional CORDIC approach, which combines high performance with high silicon area efficiency.
Sponsorship	IEEE Comput. Soc
Starting Page	194
Ending Page	203
File Size	304837
Page Count	10
File Format	PDF
ISBN	076951992X
ISSN	21600511
DOI	10.1109/ASAP.2003.1212843
Language	English
Publisher	Institute of Electrical and Electronics Engineers, Inc. (IEEE)
Publisher Date	2003-06-24
Publisher Place	Netherlands
Access Restriction	Subscribed
Rights Holder	Institute of Electrical and Electronics Engineers, Inc. (IEEE)
Subject Keyword	Computer architecture Jacobian matrices Floating-point arithmetic Pipeline processing Hardware Silicon Concurrent computing Laboratories Singular value decomposition Digital signal processing
Content Type	Text
Resource Type	Article

Sl.	Authority	Responsibilities	Communication Details
1	Ministry of Education (GoI), Department of Higher Education	Sanctioning Authority	https://www.education.gov.in/ict-initiatives
2	Indian Institute of Technology Kharagpur	Host Institute of the Project: The host institute of the project is responsible for providing infrastructure support and hosting the project	https://www.iitkgp.ac.in
3	National Digital Library of India Office, Indian Institute of Technology Kharagpur	The administrative and infrastructural headquarters of the project	Dr. B. Sutradhar bsutra@ndl.gov.in
4	Project PI / Joint PI	Principal Investigator and Joint Principal Investigators of the project	Dr. B. Sutradhar bsutra@ndl.gov.in Prof. Saswat Chakrabarti will be added soon
5	Website/Portal (Helpdesk)	Queries regarding NDLI and its services	support@ndl.gov.in
6	Contents and Copyright Issues	Queries related to content curation and copyright issues	content@ndl.gov.in
7	National Digital Library of India Club (NDLI Club)	Queries related to NDLI Club formation, support, user awareness program, seminar/symposium, collaboration, social media, promotion, and outreach	clubsupport@ndl.gov.in
8	Digital Preservation Centre (DPC)	Assistance with digitizing and archiving copyright-free printed books	dpc@ndl.gov.in
9	IDR Setup or Support	Queries related to establishment and support of Institutional Digital Repository (IDR) and IDR workshops	idr@ndl.gov.in

A systolic VLSI architecture for complex SVD

SVD computation on the Connection Machine

Jacobi-type SVD and its floating-point realization based on fast rotations

A floating point pipeline CORDIC processor with extended operation set

CORDIC based application specific instruction set processor for QRD/SVD

Floating point CORDIC-based architecture for powering computation

An FPGA-Based Singular Value Decomposition Processor

Parallel singular value decomposition of complex matrices using multidimensional CORDIC algorithms

Application-specific instruction set processor for SoC implementation of modern signal processing algorithms

A floating-point CORDIC based SVD processor

Similar Documents

A systolic VLSI architecture for complex SVD

SVD computation on the Connection Machine

Jacobi-type SVD and its floating-point realization based on fast rotations

A floating point pipeline CORDIC processor with extended operation set

CORDIC based application specific instruction set processor for QRD/SVD

Floating point CORDIC-based architecture for powering computation

An FPGA-Based Singular Value Decomposition Processor

Parallel singular value decomposition of complex matrices using multidimensional CORDIC algorithms

Application-specific instruction set processor for SoC implementation of modern signal processing algorithms

A floating-point CORDIC based SVD processor