NDLI: A 22-bit floating point registered arithmetic logic unit

Content Provider	IEEE Xplore Digital Library
Author	Eldon, J.
Copyright Year	1983
Description	Author affiliation: TRW LSI Products, La Jolla, CA (Eldon, J.)
Abstract	The LSI Products Division of TRW is currently developing a third chip for its growing family of 22-bit floating point arithmetic devices. Joining the adder and the multiplier later this year will be the registered arithmetic logic unit (RALU), built in TRW's dual-metal one-micron bipolar "Omicron-B" process. Operating at a guaranteed (military temperature and supply voltage ranges) speed of 6 MHz, this device will be able to store, retrieve, add, subtract, and normalize 22-bit floating point numbers, convert between 22-bit floating point and 16-bit fixed point formats, and add, subtract, and perform logical operations on 16-bit fixed point numbers. With its built-in shifters and controls, it can also perform a fixed point multiplication or division or a floating point division in 16 clock cycles. The architecture of the RALU is very similar to that of the widely used 2901 four-bit microprocessor slice. The bus widths have been widened from 4 to 22 bits and the instruction set has been expanded to encompass the eight standard 2901 functions (for fixed point) and eight additional floating point and fixed-float conversion operations. The 2901's internal dual port RAM has been retained and widened for a 22-bit word size.
Starting Page	943
Ending Page	946
File Size	112994
Page Count	4
File Format	PDF
DOI	10.1109/ICASSP.1983.1172147
Language	English
Publisher	Institute of Electrical and Electronics Engineers, Inc. (IEEE)
Publisher Date	1983-04-14
Publisher Place	USA
Access Restriction	Subscribed
Rights Holder	Institute of Electrical and Electronics Engineers, Inc. (IEEE)
Subject Keyword	Floating-point arithmetic Logic Read-write memory Multiplexing Random access memory Registers Master-slave Clocks Joining processes Output feedback
Content Type	Text
Resource Type	Article

Sl.	Authority	Responsibilities	Communication Details
1	Ministry of Education (GoI), Department of Higher Education	Sanctioning Authority	https://www.education.gov.in/ict-initiatives
2	Indian Institute of Technology Kharagpur	Host Institute of the Project: The host institute of the project is responsible for providing infrastructure support and hosting the project	https://www.iitkgp.ac.in
3	National Digital Library of India Office, Indian Institute of Technology Kharagpur	The administrative and infrastructural headquarters of the project	Dr. B. Sutradhar bsutra@ndl.gov.in
4	Project PI / Joint PI	Principal Investigator and Joint Principal Investigators of the project	Dr. B. Sutradhar bsutra@ndl.gov.in Prof. Saswat Chakrabarti will be added soon
5	Website/Portal (Helpdesk)	Queries regarding NDLI and its services	support@ndl.gov.in
6	Contents and Copyright Issues	Queries related to content curation and copyright issues	content@ndl.gov.in
7	National Digital Library of India Club (NDLI Club)	Queries related to NDLI Club formation, support, user awareness program, seminar/symposium, collaboration, social media, promotion, and outreach	clubsupport@ndl.gov.in
8	Digital Preservation Centre (DPC)	Assistance with digitizing and archiving copyright-free printed books	dpc@ndl.gov.in
9	IDR Setup or Support	Queries related to establishment and support of Institutional Digital Repository (IDR) and IDR workshops	idr@ndl.gov.in

MAC-4: A Single-Chip Microcomputer

Implementation of Vector Floating-point processing unit on FPGAs for high performance computing

Blockdiagram programming system for 32 bit floating point signal processor

A 16-bit microprocessor

A 4K static 5-V RAM

A programmable digital signal processor with 32b floating point arithmetic

A 32b floating point CMOS digital signal processor

A Fully Testable Single-Chip 32-Bits Multi-formats Floating Point Processor

A chip-set for a high-speed low-cost floating-point unit

A 22-bit floating point registered arithmetic logic unit

Similar Documents

MAC-4: A Single-Chip Microcomputer

Implementation of Vector Floating-point processing unit on FPGAs for high performance computing

Blockdiagram programming system for 32 bit floating point signal processor

A 16-bit microprocessor

A 4K static 5-V RAM

A programmable digital signal processor with 32b floating point arithmetic

A 32b floating point CMOS digital signal processor

A Fully Testable Single-Chip 32-Bits Multi-formats Floating Point Processor

A chip-set for a high-speed low-cost floating-point unit

A 22-bit floating point registered arithmetic logic unit