NDLI: On the hardware implementation of a multi-processor environment for several DSP applications

Content Provider	IEEE Xplore Digital Library
Author	Ruiz, A.
Copyright Year	1981
Description	Author affiliation: IBM Thomas J.Watson Research center, Yorktown Heights, NY (Ruiz, A.)
Abstract	A laboratory for the multi-processor environment is described herein where more than one DSP application can be implemented at different times by hardware reconfiguration through host software commands. This environment has evolved from the development of several real-time applications on our research signal processors. The applications involve from one to five processors, a host, a bulk storage display device, and also analog hardware for analog signal interaction. All applications are loadable from the host, with host control required for the loading of programs and the initialization of data. However, no host intervention is usually required during the operation of most real-time applications. Examples of one-processor to five-processor applications in several DSP areas (speech, image processing, spectral analysis, and modems) are presented with emphasis on the flexibility of the hardware configuration.
Starting Page	681
Ending Page	684
File Size	87145
Page Count	4
File Format	PDF
DOI	10.1109/ICASSP.1981.1171162
Language	English
Publisher	Institute of Electrical and Electronics Engineers, Inc. (IEEE)
Publisher Date	1981-03-30
Publisher Place	USA
Access Restriction	Subscribed
Rights Holder	Institute of Electrical and Electronics Engineers, Inc. (IEEE)
Subject Keyword	Hardware Digital signal processing Application software Signal processing Bulk storage Displays Speech processing Speech analysis Image processing Spectral analysis
Content Type	Text
Resource Type	Article

Sl.	Authority	Responsibilities	Communication Details
1	Ministry of Education (GoI), Department of Higher Education	Sanctioning Authority	https://www.education.gov.in/ict-initiatives
2	Indian Institute of Technology Kharagpur	Host Institute of the Project: The host institute of the project is responsible for providing infrastructure support and hosting the project	https://www.iitkgp.ac.in
3	National Digital Library of India Office, Indian Institute of Technology Kharagpur	The administrative and infrastructural headquarters of the project	Dr. B. Sutradhar bsutra@ndl.gov.in
4	Project PI / Joint PI	Principal Investigator and Joint Principal Investigators of the project	Dr. B. Sutradhar bsutra@ndl.gov.in Prof. Saswat Chakrabarti will be added soon
5	Website/Portal (Helpdesk)	Queries regarding NDLI and its services	support@ndl.gov.in
6	Contents and Copyright Issues	Queries related to content curation and copyright issues	content@ndl.gov.in
7	National Digital Library of India Club (NDLI Club)	Queries related to NDLI Club formation, support, user awareness program, seminar/symposium, collaboration, social media, promotion, and outreach	clubsupport@ndl.gov.in
8	Digital Preservation Centre (DPC)	Assistance with digitizing and archiving copyright-free printed books	dpc@ndl.gov.in
9	IDR Setup or Support	Queries related to establishment and support of Institutional Digital Repository (IDR) and IDR workshops	idr@ndl.gov.in

Taurus: a multiprocessor DSP prototyping environment

All assembly implementation of GSM-HR speech codec on a fixed point DSP

Software environment for a multiprocessor DSP

Fully parallel hardware/software codesign for multi-dimensional DSP applications

Hardware/software co-design for DSP applications via the HMS framework

A hardware/software cosimulation environment for DSP applications

DSP implementation of a multi-channel video display system with image stitching

On the Application of Compute Numerical Control Based on DSP

AVSynDEx: A Rapid Prototyping Process Dedicated to the Implementation of Digital Image Processing Applications on Multi-DSP and FPGA Architectures

On the hardware implementation of a multi-processor environment for several DSP applications

Similar Documents

Taurus: a multiprocessor DSP prototyping environment

All assembly implementation of GSM-HR speech codec on a fixed point DSP

Software environment for a multiprocessor DSP

Fully parallel hardware/software codesign for multi-dimensional DSP applications

Hardware/software co-design for DSP applications via the HMS framework

A hardware/software cosimulation environment for DSP applications

DSP implementation of a multi-channel video display system with image stitching

On the Application of Compute Numerical Control Based on DSP

AVSynDEx: A Rapid Prototyping Process Dedicated to the Implementation of Digital Image Processing Applications on Multi-DSP and FPGA Architectures

On the hardware implementation of a multi-processor environment for several DSP applications