NDLI: Multiplier offset voltages in adaptive arrays

Content Provider	IEEE Xplore Digital Library
Author	Compton Jr., R.
Copyright Year	1972
Description	Author affiliation: Ohio State University, Columbus, OH, USA (Compton, R., Jr.)
Abstract	This paper examines the effects of multiplier offset voltages in adaptive arrays. Multiplier offset voltages arise when active circuits are used to implement the error-by-signal multipliers required in an array based on the LMS algorithm. These offset voltages are known from experimental work to have a strong effect on array performance. First, it is shown how multiplier offset voltages may be included in the differential equations for the array weights. Then their effect on weight behavior is studied. It is found that the offset voltages affect the final values of the weights, but not the time constants. How much effect they have is influenced by the amount of element noise in the array. An adequate amount of noise is necessary to minimize weight errors due to offset voltages. An example is treated to show the effect of offset voltages on the final array weights and the output SNR. With offset voltages present, it is found that there is a maximum SNR that can be obtained from the array. A specific input SNR is required to obtain this maximum output SNR. Finally, it is shown that a finite operating range for the weights places a further restriction oh the acceptable values of offset voltages and noise.
Starting Page	217
Ending Page	217
File Size	41080
Page Count	1
File Format	PDF
DOI	10.1109/APS.1972.1146991
Language	English
Publisher	Institute of Electrical and Electronics Engineers, Inc. (IEEE)
Publisher Date	1972-12-11
Publisher Place	USA
Access Restriction	Subscribed
Rights Holder	Institute of Electrical and Electronics Engineers, Inc. (IEEE)
Subject Keyword	Voltage Adaptive arrays Signal to noise ratio Laboratories Active circuits Least squares approximation Differential equations Contracts
Content Type	Text
Resource Type	Article

Sl.	Authority	Responsibilities	Communication Details
1	Ministry of Education (GoI), Department of Higher Education	Sanctioning Authority	https://www.education.gov.in/ict-initiatives
2	Indian Institute of Technology Kharagpur	Host Institute of the Project: The host institute of the project is responsible for providing infrastructure support and hosting the project	https://www.iitkgp.ac.in
3	National Digital Library of India Office, Indian Institute of Technology Kharagpur	The administrative and infrastructural headquarters of the project	Dr. B. Sutradhar bsutra@ndl.gov.in
4	Project PI / Joint PI	Principal Investigator and Joint Principal Investigators of the project	Dr. B. Sutradhar bsutra@ndl.gov.in Prof. Saswat Chakrabarti will be added soon
5	Website/Portal (Helpdesk)	Queries regarding NDLI and its services	support@ndl.gov.in
6	Contents and Copyright Issues	Queries related to content curation and copyright issues	content@ndl.gov.in
7	National Digital Library of India Club (NDLI Club)	Queries related to NDLI Club formation, support, user awareness program, seminar/symposium, collaboration, social media, promotion, and outreach	clubsupport@ndl.gov.in
8	Digital Preservation Centre (DPC)	Assistance with digitizing and archiving copyright-free printed books	dpc@ndl.gov.in
9	IDR Setup or Support	Queries related to establishment and support of Institutional Digital Repository (IDR) and IDR workshops	idr@ndl.gov.in

Multiplier Offset Voltages in Adaptive Arrays

A cascaded adaptive array

Adaptive noise cancelling with systolic arrays

A Technique for Reducing the Effect of Mutual Coupling in Adaptive Arrays

The performance of spatial smoothing techniques using the LMS algorithm

Fast sequential least-squares processing

Efficient FPGA implementation of an adaptive noise canceller

Variable-precision multiplier for equalizer with adaptive modulation

The Performance of Frequency Hopped Adaptive Arrays with an Injected Pilot Signal

Multiplier offset voltages in adaptive arrays

Similar Documents

Multiplier Offset Voltages in Adaptive Arrays

A cascaded adaptive array

Adaptive noise cancelling with systolic arrays

A Technique for Reducing the Effect of Mutual Coupling in Adaptive Arrays

The performance of spatial smoothing techniques using the LMS algorithm

Fast sequential least-squares processing

Efficient FPGA implementation of an adaptive noise canceller

Variable-precision multiplier for equalizer with adaptive modulation

The Performance of Frequency Hopped Adaptive Arrays with an Injected Pilot Signal

Multiplier offset voltages in adaptive arrays