NDLI: A <formula formulatype=inline><tex Notation=TeX>${hbox{700-}}mu{hbox {A}}$</tex></formula> 405-MHz All-Digital Fractional-<formula formulatype=inline> <tex Notation=TeX>$N$</tex></formula> Frequency-Locked Loop for ISM Band Applications

Content Provider	IEEE Xplore Digital Library
Author	Khalil, W. Shashidharan, S. Copani, T. Chakraborty, S. Kiaei, S. Bakkaloglu, B.
Copyright Year	1963
Abstract	Several wireless biomedical transceivers, including medical implants communication systems (MICSs), require ultra-low-power low-complexity frequency synthesizers. This paper presents an all-digital frequency-locked loop (ADFLL)-based frequency synthesizer with a built-in frequency-shift keying modulator for MICS and industrial-scientific-medical band applications. Unlike all-digital phase-locked loops that rely on a power-hungry time to digital converter, the proposed ADFLL employs a high-resolution single-bit ΣΔ frequency discriminator in the feedback path and a noise-cancelling ΣΔ phase-accumulator-based frequency controller in the reference path, achieving fractional resolution with low power consumption. The loop compensation is implemented digitally using an infinite impulse response filter followed by a digital-intensive current-steering DAC driving a ring-oscillator-based voltage-controlled oscillator. The ADFLL achieves 9.5-Hz frequency resolution, spanning the ISM 400-410-MHz band. A worst case near-integer spur of -62 dBc and a phase noise of -83 dBc/Hz at 300-kHz offset are measured. The ADFLL is fabricated on a 0.18-μm CMOS process, occupying a 0.14-mm² die area, with a quiescent current consumption of 700 μA.
Sponsorship	IEEE Microwave Theory and Techniques Society
Starting Page	1319
Ending Page	1326
Page Count	8
File Size	2070847
File Format	PDF
ISSN	00189480
Volume Number	59
Issue Number	5
Language	English
Publisher	Institute of Electrical and Electronics Engineers, Inc. (IEEE)
Publisher Date	2011-05-01
Publisher Place	U.S.A.
Access Restriction	One Nation One Subscription (ONOS)
Rights Holder	Institute of Electrical and Electronics Engineers, Inc. (IEEE)
Subject Keyword	Voltage-controlled oscillators Noise Quantization Frequency locked loops Phase locked loops Frequency conversion Frequency modulation $\Sigma \Delta$ phase-locked loops (PLLs) All-digital frequency-locked loops (ADFLLs) frequency-locked loops (FLLs)
Content Type	Text
Resource Type	Article
Subject	Condensed Matter Physics Electrical and Electronic Engineering Radiation

Sl.	Authority	Responsibilities	Communication Details
1	Ministry of Education (GoI), Department of Higher Education	Sanctioning Authority	https://www.education.gov.in/ict-initiatives
2	Indian Institute of Technology Kharagpur	Host Institute of the Project: The host institute of the project is responsible for providing infrastructure support and hosting the project	https://www.iitkgp.ac.in
3	National Digital Library of India Office, Indian Institute of Technology Kharagpur	The administrative and infrastructural headquarters of the project	Dr. B. Sutradhar bsutra@ndl.gov.in
4	Project PI / Joint PI	Principal Investigator and Joint Principal Investigators of the project	Dr. B. Sutradhar bsutra@ndl.gov.in Prof. Saswat Chakrabarti will be added soon
5	Website/Portal (Helpdesk)	Queries regarding NDLI and its services	support@ndl.gov.in
6	Contents and Copyright Issues	Queries related to content curation and copyright issues	content@ndl.gov.in
7	National Digital Library of India Club (NDLI Club)	Queries related to NDLI Club formation, support, user awareness program, seminar/symposium, collaboration, social media, promotion, and outreach	clubsupport@ndl.gov.in
8	Digital Preservation Centre (DPC)	Assistance with digitizing and archiving copyright-free printed books	dpc@ndl.gov.in
9	IDR Setup or Support	Queries related to establishment and support of Institutional Digital Repository (IDR) and IDR workshops	idr@ndl.gov.in

Fractional-$N$ Phase-Locked-Loop-Based Frequency Synthesis: A Tutorial

Quantization Effects in All-Digital Phase-Locked Loops

Closed-Loop Nonlinear Modeling of Wideband$SigmaDelta$Fractional-$N$Frequency Synthesizers

Optimal $ Sigma Delta$ Modulator Architectures for Fractional-$ {N}$ Frequency Synthesis

Multimode Reconfigurable Digital $SigmaDelta$ Modulator Architecture for Fractional-$N$ PLLs

Delta-Sigma FDC Based Fractional-N PLLs

A Spur Elimination Technique for Phase Interpolation-Based Fractional-$N$ PLLs

Charge-Pump Folded Noise Cancelation in Fractional-N Phase-Locked Loops

Dynamic Current-Matching Charge Pump and Gated-Offset Linearization Technique for Delta-Sigma Fractional- $N$ PLLs

A ${hbox{700-}}mu{hbox {A}}$ 405-MHz All-Digital Fractional- $N$ Frequency-Locked Loop for ISM Band Applications

Similar Documents

Fractional-$N$ Phase-Locked-Loop-Based Frequency Synthesis: A Tutorial

Quantization Effects in All-Digital Phase-Locked Loops

Closed-Loop Nonlinear Modeling of Wideband$SigmaDelta$Fractional-$N$Frequency Synthesizers

Optimal $ Sigma Delta$ Modulator Architectures for Fractional-$ {N}$ Frequency Synthesis

Multimode Reconfigurable Digital $SigmaDelta$ Modulator Architecture for Fractional-$N$ PLLs

Delta-Sigma FDC Based Fractional-N PLLs

A Spur Elimination Technique for Phase Interpolation-Based Fractional-$N$ PLLs

Charge-Pump Folded Noise Cancelation in Fractional-N Phase-Locked Loops

Dynamic Current-Matching Charge Pump and Gated-Offset Linearization Technique for Delta-Sigma Fractional- $N$ PLLs

A ${hbox{700-}}mu{hbox {A}}$ 405-MHz All-Digital Fractional- $N$ Frequency-Locked Loop for ISM Band Applications