NDLI: Computer Minimization of Multivalued Switching Functions

Content Provider	IEEE Xplore Digital Library
Author	Su, Stephen Y. H. Cheung, Peter T.
Copyright Year	1968
Abstract	A cubical representation for multivalued switching functions, which is very convenient for digital computer processing, is presented. A p-valued switching function of n variables is represented by an array of cubes. Each cube is composed of a logical co-efficient and n coordinates with each coordinate represented by p bits. A set of operators for multivalued logic design (such as sharp, union, etc.) for manipulating arrays of cubes is defined and used for minimizing multivalued switching functions. The idea of ``compound literals'' is introduced, which yields a realization with less hardware than the existing methods. Algorithms for finding all prime implicants, essential prime implicants, and a near-minimum cover for multivalued switching functions are presented that are suitable for both computer and hand execution. These algorithms have been programmed in Fortran.
Sponsorship	IEEE Computer Society Technical Committee on Distributed Process IEEE Computer Society Technical Committee on VLSI IEEE Technical Committee on Computer Architecture IEEE Computer Society
Starting Page	995
Ending Page	1003
Page Count	9
File Size	1493588
File Format	PDF
ISSN	00189340
Volume Number	C-21
Issue Number	9
Language	English
Publisher	Institute of Electrical and Electronics Engineers, Inc. (IEEE)
Publisher Date	1972-09-01
Publisher Place	U.S.A.
Access Restriction	One Nation One Subscription (ONOS)
Rights Holder	Institute of Electrical and Electronics Engineers, Inc. (IEEE)
Subject Keyword	Switches Compounds Minimization Algebra Data mining Computers switching algebra Circuit realization of multivalued functions combinational circuits compound literals computer-oriented algorithms cubical notation irredundant cover minimization multivalued logic multivalued switching functions near-minimum cover
Content Type	Text
Resource Type	Article
Subject	Theoretical Computer Science Computational Theory and Mathematics Software Hardware and Architecture

Sl.	Authority	Responsibilities	Communication Details
1	Ministry of Education (GoI), Department of Higher Education	Sanctioning Authority	https://www.education.gov.in/ict-initiatives
2	Indian Institute of Technology Kharagpur	Host Institute of the Project: The host institute of the project is responsible for providing infrastructure support and hosting the project	https://www.iitkgp.ac.in
3	National Digital Library of India Office, Indian Institute of Technology Kharagpur	The administrative and infrastructural headquarters of the project	Dr. B. Sutradhar bsutra@ndl.gov.in
4	Project PI / Joint PI	Principal Investigator and Joint Principal Investigators of the project	Dr. B. Sutradhar bsutra@ndl.gov.in Prof. Saswat Chakrabarti will be added soon
5	Website/Portal (Helpdesk)	Queries regarding NDLI and its services	support@ndl.gov.in
6	Contents and Copyright Issues	Queries related to content curation and copyright issues	content@ndl.gov.in
7	National Digital Library of India Club (NDLI Club)	Queries related to NDLI Club formation, support, user awareness program, seminar/symposium, collaboration, social media, promotion, and outreach	clubsupport@ndl.gov.in
8	Digital Preservation Centre (DPC)	Assistance with digitizing and archiving copyright-free printed books	dpc@ndl.gov.in
9	IDR Setup or Support	Queries related to establishment and support of Institutional Digital Repository (IDR) and IDR workshops	idr@ndl.gov.in

An Algebraic Method for Designing Multivalued Logic Circuits using Principally Binary Components

The Relationship Between Multivalued Switching Algebra and Boolean Algebra Under Different Definitions of Complement

Fast hazard detection in combinational circuits

Multivalued Logic and Fuzzy Logic--Their Relationship, Minimization, and Application to Fault Diagnosis

Hazard detection in combinational and sequential switching circuits

A framework for design of multivalued logic functions and its application using CMOS ternary switches

On the Realization of Functions in N-Valued Logic

A Computer Program for the Synthesis of Switching Circuits by Decomposition

Logic Design of Multivalued I²L Logic Circuits

Computer Minimization of Multivalued Switching Functions

Similar Documents

An Algebraic Method for Designing Multivalued Logic Circuits using Principally Binary Components

The Relationship Between Multivalued Switching Algebra and Boolean Algebra Under Different Definitions of Complement

Fast hazard detection in combinational circuits

Multivalued Logic and Fuzzy Logic--Their Relationship, Minimization, and Application to Fault Diagnosis

Hazard detection in combinational and sequential switching circuits

A framework for design of multivalued logic functions and its application using CMOS ternary switches

On the Realization of Functions in N-Valued Logic

A Computer Program for the Synthesis of Switching Circuits by Decomposition

Logic Design of Multivalued I2L Logic Circuits

Computer Minimization of Multivalued Switching Functions

Logic Design of Multivalued I²L Logic Circuits