NDLI: 6-bit CMOS Digital Attenuators With Low Phase Variations for <formula formulatype=inline><tex Notation=TeX>$X$</tex></formula>-Band Phased-Array Systems

Content Provider	IEEE Xplore Digital Library
Author	Bon-Hyun Ku Songcheol Hong
Copyright Year	1963
Abstract	This paper presents 6-bit CMOS digital step attenuators with low phase variations. To mitigate the insertion phase variation of conventional switched Pi/T attenuators, the proposed attenuators employ a compensation circuit. This includes a low-pass filter for phase/amplitude correction. Analysis and comparison of two types of Pi-attenuators with the inductive and capacitive correction circuits are described. The two types of attenuators are fabricated using a 0.18-μm CMOS process. The attenuators have a maximum attenuation range of 31.5 dB with 0.5-dB steps (64 states). The attenuators with the inductive and capacitive correction structures, respectively, exhibit root mean square (rms) amplitude errors of less than 0.3 and 0.4 dB, and rms phase errors of less than 3.5° and 2° at 8-12 GHz. The insertion losses are 8.7 and 10.5 dB at 10 GHz, respectively. The input 1-dB compression points are 15 and 13 dBm at 10 GHz, and the total chip sizes, excluding pads, are 1.25 × 0.4 mm² and 0.67 × 0.5 mm².
Sponsorship	IEEE Microwave Theory and Techniques Society
Starting Page	1651
Ending Page	1663
Page Count	13
File Size	1685990
File Format	PDF
ISSN	00189480
Volume Number	58
Issue Number	7
Language	English
Publisher	Institute of Electrical and Electronics Engineers, Inc. (IEEE)
Publisher Date	2010-07-01
Publisher Place	U.S.A.
Access Restriction	One Nation One Subscription (ONOS)
Rights Holder	Institute of Electrical and Electronics Engineers, Inc. (IEEE)
Subject Keyword	Attenuators Switches Attenuation Circuits Error correction Insertion loss Control systems Automatic control Temperature control Power amplifiers root mean square (rms) phase error Attenuator CMOS switch digital step attenuator phase correction phased-array phase variation
Content Type	Text
Resource Type	Article
Subject	Condensed Matter Physics Electrical and Electronic Engineering Radiation

Sl.	Authority	Responsibilities	Communication Details
1	Ministry of Education (GoI), Department of Higher Education	Sanctioning Authority	https://www.education.gov.in/ict-initiatives
2	Indian Institute of Technology Kharagpur	Host Institute of the Project: The host institute of the project is responsible for providing infrastructure support and hosting the project	https://www.iitkgp.ac.in
3	National Digital Library of India Office, Indian Institute of Technology Kharagpur	The administrative and infrastructural headquarters of the project	Dr. B. Sutradhar bsutra@ndl.gov.in
4	Project PI / Joint PI	Principal Investigator and Joint Principal Investigators of the project	Dr. B. Sutradhar bsutra@ndl.gov.in Prof. Saswat Chakrabarti will be added soon
5	Website/Portal (Helpdesk)	Queries regarding NDLI and its services	support@ndl.gov.in
6	Contents and Copyright Issues	Queries related to content curation and copyright issues	content@ndl.gov.in
7	National Digital Library of India Club (NDLI Club)	Queries related to NDLI Club formation, support, user awareness program, seminar/symposium, collaboration, social media, promotion, and outreach	clubsupport@ndl.gov.in
8	Digital Preservation Centre (DPC)	Assistance with digitizing and archiving copyright-free printed books	dpc@ndl.gov.in
9	IDR Setup or Support	Queries related to establishment and support of Institutional Digital Repository (IDR) and IDR workshops	idr@ndl.gov.in

A 10–50-GHz CMOS Distributed Step Attenuator With Low Loss and Low Phase Imbalance

CMOS integrated circuits for X-band phased array systems

A 6-Bit 0.13 μm SiGe BiCMOS Digital Step Attenuator with Low Phase Variation for K-Band Applications

Design of SPDT Switch, 6 Bit Digital Attenuator, 6 Bit Digital Phase Shifter for L-Band T/R Module using 0.7 μM GaAs MMIC Technology

V-W Band CMOS Distributed Step Attenuator With low Phase Imbalance

An ultra broadband 2–18GHz 6-bit PHEMT MMIC digital attenuator with low insertion phase shift

Bit topology selection algorithm in design of highly accurate CMOS digital attenuator for phased array system

Compensating Digital Attenuator Differential Phase Shift

A 6-Bit CMOS Phase Shifter for $S$-Band

6-bit CMOS Digital Attenuators With Low Phase Variations for $X$-Band Phased-Array Systems

Similar Documents

A 10–50-GHz CMOS Distributed Step Attenuator With Low Loss and Low Phase Imbalance

CMOS integrated circuits for X-band phased array systems

A 6-Bit 0.13 μm SiGe BiCMOS Digital Step Attenuator with Low Phase Variation for K-Band Applications

Design of SPDT Switch, 6 Bit Digital Attenuator, 6 Bit Digital Phase Shifter for L-Band T/R Module using 0.7 μM GaAs MMIC Technology

V-W Band CMOS Distributed Step Attenuator With low Phase Imbalance

An ultra broadband 2–18GHz 6-bit PHEMT MMIC digital attenuator with low insertion phase shift

Bit topology selection algorithm in design of highly accurate CMOS digital attenuator for phased array system

Compensating Digital Attenuator Differential Phase Shift

A 6-Bit CMOS Phase Shifter for $S$-Band

6-bit CMOS Digital Attenuators With Low Phase Variations for $X$-Band Phased-Array Systems