NDLI: Phasor Estimation in the Presence of DC Offset and CT Saturation

Content Provider	IEEE Xplore Digital Library
Author	Soon-Ryul Nam Jong-Young Park Sang-Hee Kang Kezunovic, M.
Copyright Year	1986
Abstract	A hybrid algorithm for phasor estimation is proposed that is immune to DC offset and current transformer (CT) saturation problems. The algorithm utilizes partial sum (PS)-based and multistage least-squares (MLS)-based methods before and after CT saturation is detected, respectively. The MLS-based method is initiated when the third difference of the secondary current detects the start point of the first saturation period. The determination of each saturation period is based on the sum of the secondary current from the start point of the first saturation period. A least-squares (LS) technique estimates the DC offset parameters from the single-cycle difference of the secondary current in the unsaturated periods. Removal of DC offset from the secondary current yields the sinusoidal waveform portion. Finally, the LS technique is used once again to estimate the phasor from the sinusoidal waveform portion. The performance of the algorithm was evaluated for a-g faults on a 345-kV 100-km overhead transmission line. The electromagnetic transient program was used to generate fault current signals for different fault angles and remanent fluxes. The performance evaluation shows that the proposed algorithm accurately estimates the phasor of a current signal regardless of DC offset and CT saturation. The paper concludes by describing the hardware implementation of the algorithm on a prototype unit based on a digital signal processor.
Sponsorship	IEEE Power Engineering Society
Starting Page	1842
Ending Page	1849
Page Count	8
File Size	756954
File Format	PDF
ISSN	08858977
Volume Number	24
Issue Number	4
Language	English
Publisher	Institute of Electrical and Electronics Engineers, Inc. (IEEE)
Publisher Date	2009-10-01
Publisher Place	U.S.A.
Access Restriction	One Nation One Subscription (ONOS)
Rights Holder	Institute of Electrical and Electronics Engineers, Inc. (IEEE)
Subject Keyword	Fault currents Circuit faults Current transformers Signal processing algorithms Power transmission lines EMTP Signal generators Hardware Prototypes Digital signal processors phasor estimation Current transformer dc offset multistage least squares saturation partial sum
Content Type	Text
Resource Type	Article
Subject	Energy Engineering and Power Technology Electrical and Electronic Engineering

Sl.	Authority	Responsibilities	Communication Details
1	Ministry of Education (GoI), Department of Higher Education	Sanctioning Authority	https://www.education.gov.in/ict-initiatives
2	Indian Institute of Technology Kharagpur	Host Institute of the Project: The host institute of the project is responsible for providing infrastructure support and hosting the project	https://www.iitkgp.ac.in
3	National Digital Library of India Office, Indian Institute of Technology Kharagpur	The administrative and infrastructural headquarters of the project	Dr. B. Sutradhar bsutra@ndl.gov.in
4	Project PI / Joint PI	Principal Investigator and Joint Principal Investigators of the project	Dr. B. Sutradhar bsutra@ndl.gov.in Prof. Saswat Chakrabarti will be added soon
5	Website/Portal (Helpdesk)	Queries regarding NDLI and its services	support@ndl.gov.in
6	Contents and Copyright Issues	Queries related to content curation and copyright issues	content@ndl.gov.in
7	National Digital Library of India Club (NDLI Club)	Queries related to NDLI Club formation, support, user awareness program, seminar/symposium, collaboration, social media, promotion, and outreach	clubsupport@ndl.gov.in
8	Digital Preservation Centre (DPC)	Assistance with digitizing and archiving copyright-free printed books	dpc@ndl.gov.in
9	IDR Setup or Support	Queries related to establishment and support of Institutional Digital Repository (IDR) and IDR workshops	idr@ndl.gov.in

Accurate Measurement of Fault Currents Contaminated With Decaying DC Offset and CT Saturation

Assessment of DC offset in fault current signal for accurate phasor estimation considering current transformer response

CT Saturation Detection Based on Waveform Analysis Using a Variable-Length Window

Current-Transformer Saturation Compensation for Transformer Differential Relays

Real-time testing of a WPT-based protection algorithm for three-phase power transformers

A Saturation Suppression Approach for the Current Transformer—Part II: Performance Evaluation

Testing of a Wavelet-Packet-Transform-Based Differential Protection for Resistance-Grounded Three-Phase Transformers

A novel digital directional transformer protection technique based on wavelet packet

Correction of Current Transformer Transient Performance

Phasor Estimation in the Presence of DC Offset and CT Saturation

Similar Documents

Accurate Measurement of Fault Currents Contaminated With Decaying DC Offset and CT Saturation

Assessment of DC offset in fault current signal for accurate phasor estimation considering current transformer response

CT Saturation Detection Based on Waveform Analysis Using a Variable-Length Window

Current-Transformer Saturation Compensation for Transformer Differential Relays

Real-time testing of a WPT-based protection algorithm for three-phase power transformers

A Saturation Suppression Approach for the Current Transformer—Part II: Performance Evaluation

Testing of a Wavelet-Packet-Transform-Based Differential Protection for Resistance-Grounded Three-Phase Transformers

A novel digital directional transformer protection technique based on wavelet packet

Correction of Current Transformer Transient Performance

Phasor Estimation in the Presence of DC Offset and CT Saturation