NDLI: A Build-in Self-Test Technique for RF Low-Noise Amplifiers

Content Provider	IEEE Xplore Digital Library
Author	Yen-Chih Huang Hsieh-Hung Hsieh Liang-Hung Lu
Copyright Year	1963
Abstract	A built-in self-test (BIST) technique suitable for RF low-noise amplifiers (LNAs) is presented in this paper. With fully integrated amplitude detectors and logarithmic amplifiers, the BIST module can be employed as a generic platform for gain extraction of the device-under-test (DUT) without expensive testing instruments, while maintaining a reasonable hardware overhead and minimum loading effects to the DUT. Using a 0.18-mum CMOS process, a 5-GHz variable-gain LNA with the proposed BIST module is implemented. Based on the experimental results, on-chip gain extraction of the LNA has been demonstrated with an error less than 1 dB for various gain modes. The additional chip area required for the BIST functionality measures 0.042 mm², which is considerably small compared with the physical size of the RF amplifiers.
Sponsorship	IEEE Microwave Theory and Techniques Society
Starting Page	1035
Ending Page	1042
Page Count	8
File Size	649191
File Format	PDF
ISSN	00189480
Volume Number	56
Issue Number	5
Language	English
Publisher	Institute of Electrical and Electronics Engineers, Inc. (IEEE)
Publisher Date	2008-05-01
Publisher Place	U.S.A.
Access Restriction	One Nation One Subscription (ONOS)
Rights Holder	Institute of Electrical and Electronics Engineers, Inc. (IEEE)
Subject Keyword	Built-in self-test Radio frequency Low-noise amplifiers Radiofrequency amplifiers Detectors Testing Instruments Hardware CMOS process Gain RF testing Amplitude detectors built-in self-test (BIST) logarithmic amplifiers low-noise amplifiers (LNAs)
Content Type	Text
Resource Type	Article
Subject	Condensed Matter Physics Electrical and Electronic Engineering Radiation

Sl.	Authority	Responsibilities	Communication Details
1	Ministry of Education (GoI), Department of Higher Education	Sanctioning Authority	https://www.education.gov.in/ict-initiatives
2	Indian Institute of Technology Kharagpur	Host Institute of the Project: The host institute of the project is responsible for providing infrastructure support and hosting the project	https://www.iitkgp.ac.in
3	National Digital Library of India Office, Indian Institute of Technology Kharagpur	The administrative and infrastructural headquarters of the project	Dr. B. Sutradhar bsutra@ndl.gov.in
4	Project PI / Joint PI	Principal Investigator and Joint Principal Investigators of the project	Dr. B. Sutradhar bsutra@ndl.gov.in Prof. Saswat Chakrabarti will be added soon
5	Website/Portal (Helpdesk)	Queries regarding NDLI and its services	support@ndl.gov.in
6	Contents and Copyright Issues	Queries related to content curation and copyright issues	content@ndl.gov.in
7	National Digital Library of India Club (NDLI Club)	Queries related to NDLI Club formation, support, user awareness program, seminar/symposium, collaboration, social media, promotion, and outreach	clubsupport@ndl.gov.in
8	Digital Preservation Centre (DPC)	Assistance with digitizing and archiving copyright-free printed books	dpc@ndl.gov.in
9	IDR Setup or Support	Queries related to establishment and support of Institutional Digital Repository (IDR) and IDR workshops	idr@ndl.gov.in

A Current Injection Built-In Test Technique for RF Low-Noise Amplifiers

An Analog On-Line Gain Calibration Loop for RF Amplifiers

A new low-cost RF built-in self-test measurement for system-on-chip transceivers

A Broadband CMOS Amplitude Detector for On-Chip RF Measurements

A Built-In-Test Circuit for RF Differential Low Noise Amplifiers

Low-power-consumption and high-gain CMOS distributed amplifiers using cascade of inductively coupled common-source gain cells for UWB systems

Analog/RF Built-in-Self-Test Subsystem for a Mobile Broadcast Video Receiver in 65-nm CMOS

Design of the Input Matching Network of RF CMOS LNAs for Low-Power Operation

A gain stabilization technique for tuned RF low-noise amplifiers

A Build-in Self-Test Technique for RF Low-Noise Amplifiers

Similar Documents

A Current Injection Built-In Test Technique for RF Low-Noise Amplifiers

An Analog On-Line Gain Calibration Loop for RF Amplifiers

A new low-cost RF built-in self-test measurement for system-on-chip transceivers

A Broadband CMOS Amplitude Detector for On-Chip RF Measurements

A Built-In-Test Circuit for RF Differential Low Noise Amplifiers

Low-power-consumption and high-gain CMOS distributed amplifiers using cascade of inductively coupled common-source gain cells for UWB systems

Analog/RF Built-in-Self-Test Subsystem for a Mobile Broadcast Video Receiver in 65-nm CMOS

Design of the Input Matching Network of RF CMOS LNAs for Low-Power Operation

A gain stabilization technique for tuned RF low-noise amplifiers

A Build-in Self-Test Technique for RF Low-Noise Amplifiers